поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADMCF340 датащи(PDF) 29 Page - Analog Devices

номер детали ADMCF340
подробное описание детали  DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADMCF340 датащи(HTML) 29 Page - Analog Devices

Back Button ADMCF340 Datasheet HTML 25Page - Analog Devices ADMCF340 Datasheet HTML 26Page - Analog Devices ADMCF340 Datasheet HTML 27Page - Analog Devices ADMCF340 Datasheet HTML 28Page - Analog Devices ADMCF340 Datasheet HTML 29Page - Analog Devices ADMCF340 Datasheet HTML 30Page - Analog Devices ADMCF340 Datasheet HTML 31Page - Analog Devices ADMCF340 Datasheet HTML 32Page - Analog Devices ADMCF340 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 40 page
background image
REV. 0
ADMCF340
–29–
Table XIII. DSP Core Registers
Address
Name
Bits
Function
0x3FFA
SPORT0_Rx_Words1
[15 . . . 0]
Multichannel Receive Word Enables
0x3FF9
SPORT0_Rx_Words0
[15 . . . 0]
Multichannel Receive Word Enables
0x3FF8
SPORT0_Tx_Words1
[15 . . . 0]
Multichannel Transmit Word Enables
0x3FF7
SPORT0_Tx_Words0
[15 . . . 0]
Multichannel Transmit Word Enables
0x3FF6
SPORT0_Ctrl_Reg
[15 . . . 0]
Control Register
0x3FF5
SPORT0_Sclkdiv
[15 . . . 0]
Serial Clock Divide Modulus
0x3FF4
SPORT0_Rfsdiv
[15 . . . 0]
Receive Frame Sync Divide Modulus
0x3FF3
SPORT0_Autobuf Ctrl
[15 . . . 0]
Autobuffer Control Register
0x3FF2
SPORT1_Ctrl_Reg
[15 . . . 0]
Control Register
0x3FFF
SYSCNTL
[15 . . . 0]
System Control Register
0x3FFE
MEMWAIT
[15 . . . 0]
Memory Wait State Control Register
0x3FFD
TPERIOD
[15 . . . 0]
Interval Timer Period Register
0x3FFC
TCOUNT
[15 . . . 0]
Interval Timer Count Register
0x3FFB
TSCALE
[7 . . . 0]
Interval Timer Scale Register
0x3FFA . . . F3
Reserved
0x3FF2
SPORT1_CTRL_REG
[15 . . . 0]
SPORT1 Control Register
0x3FF1
SPORT1_SCLKDIV
[15 . . . 0]
SPORT1 Clock Divide Register
0x3FF0
SPORT1_RFSDIV
[15 . . . 0]
SPORT1 Receive Frame Sync Divide
0x3FEF
SPORT1_AUTOBUF_CTRL
[15 . . . 0]
SPORT1 Autobuffer Control Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com