| поискавой системы для электроныых деталей |
|
PCF8523TS/1 датащи(PDF) 26 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8523TS/1 датащи(HTML) 26 Page - NXP Semiconductors |
|
26 / 75 page ![]() PCF8523 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 — 5 July 2012 26 of 74 NXP Semiconductors PCF8523 Real-Time Clock (RTC) and calendar When one or several alarm registers are loaded with a valid minute, hour, day, or weekday value and its corresponding alarm enable bit (AE_x) is logic 0, then that information is compared with the current minute, hour, day, and weekday value. When all enabled comparisons first match, the alarm flag, AF (register Control_2), is set logic 1. The generation of interrupts from the alarm function is controlled via bit AIE (register Control_1). If bit AIE is enabled, then the INT1 pin follows the condition of bit AF. AF remains set until cleared by the interface. Once AF has been cleared, it will only be set again when the time increments to match the alarm condition once more. Alarm registers, which have their AE_x bit logic 1 are ignored. The generation of interrupts from the alarm function is described more detailed in Section 8.4. Table 26 and Table 27 show an example for clearing bit AF. Clearing the flag is made by a write command, therefore bits 2, 1, and 0 must be re-written with their previous values. Repeatedly re-writing these bits has no influence on the functional behavior. To prevent the timer flags being overwritten while clearing bit AF, logic AND is performed during a write access. A flag is cleared by writing logic 0 while a flag is not cleared by writing logic 1. Writing logic 1 results in the flag value remaining unchanged. Table 27 shows what instruction must be sent to clear bit AF. In this example, bit CTAF, CTBF, and bit SF are unaffected. [1] The bits labeled as - have to be rewritten with the previous values. Example where only the minute alarm is used and no other interrupts are enabled. Fig 16. Alarm flag timing Table 26. Flag location in register Control_2 Register Bit 7 6 5 4 3 2 1 0 Control_2 WTAF CTAF CTBF SF AF - - - Table 27. Example to clear only AF (bit 3) Register Bit[1] 7 6 5 4 3 2 1 0 Control_2 01110- - - 001aaf903 44 45 45 minute alarm minutes counter AF INT when AIE = 1 46 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |