поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADM1024ARU датащи(PDF) 25 Page - Analog Devices

номер детали ADM1024ARU
подробное описание детали  System Hardware Monitor with Remote Diode Thermal Sensing
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADM1024ARU датащи(HTML) 25 Page - Analog Devices

Back Button ADM1024ARU Datasheet HTML 20Page - Analog Devices ADM1024ARU Datasheet HTML 21Page - Analog Devices ADM1024ARU Datasheet HTML 22Page - Analog Devices ADM1024ARU Datasheet HTML 23Page - Analog Devices ADM1024ARU Datasheet HTML 24Page - Analog Devices ADM1024ARU Datasheet HTML 25Page - Analog Devices ADM1024ARU Datasheet HTML 26Page - Analog Devices ADM1024ARU Datasheet HTML 27Page - Analog Devices ADM1024ARU Datasheet HTML 28Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 25 / 28 page
background image
ADM1024
–25–
REV. 0
Table IX. Register 40h, Configuration Register 1 (Power-On Default = 08h)
Bit
Name
R/
W
Description
0
START
R/
W
Logic 1 enables start-up of ADM1024, logic 0 places it in standby mode. Caution: The outputs of
the interrupt pins will not be cleared if the user writes a zero to this location after an interrupt has
occurred (see “
INT Clear” bit). At start-up, limit checking functions and scanning begins. Note, all
high and low limits should be set into the ADM1024 prior to turning on this bit. (Power-Up Default = 0)
1
INT_Enable
R/
W
Logic 1 enables the
INT_output. 1 = Enabled 0 = Disabled (Power-Up Default = 0).
2
THERM
R/
W
0 =
THERM disabled.
Enable
1 =
THERM enabled.
3
INT_Clear
R/
W
During Interrupt Service Routine (ISR) this bit is asserted Logic 1 to clear INT output without
affecting the contents of the Interrupt Status Register. The device will stop monitoring. It will resume
upon clearing of this bit. (Power-Up Default = 0)
4
RESET
R/
W
Setting this bit generates a low-going 45 ms reset pulse at Pin 12. This bit is self-clearing and power-
up default is 0.
5
Reserved
R/
W
Default = 0.
6
THERM CLR R/W
A one clears the
THERM output without changing the Status Register contents.
7
Initialization
R/
W
Logic 1 restores Power-Up default values to the Configuration register, Interrupt status registers,
Interrupt Mask Registers, Fan Divisor Register, and the Temperature Configuration Register. This bit
automatically clears itself since the power-on default is zero.
Table X. Register 41h, Interrupt Status Register 1 (Power-On Default = 00h)
Bit
Name
R/
W
Description
0
2.5 V/External Temp2 Error
Read Only
A one indicates that a High or Low limit has been exceeded.
1VCCP1 Error
Read Only
A one indicates that a High or Low limit has been exceeded.
2VCC Error
Read Only
A one indicates that a High or Low limit has been exceeded.
3
5 V Error
Read Only
A one indicates that a High or Low limit has been exceeded.
4
Internal Temp Error
Read Only
A one indicates that a temperature interrupt has been set, or that a High or
Low limit has been exceeded.
5
External Temp1 Error
Read Only
A one indicates that a temperature interrupt has been set, or that a High or
Low limit has been exceeded.
6
FAN1/AIN1 Error
Read Only
A one indicates that a High or Low limit has been exceeded.
7
FAN2/AIN2 Error
Read Only
A one indicates that a High or Low limit has been exceeded.
Table XI. Register 42h, Interrupt Status Register 2 (Power-On Default = 00h)
Bit
Name
R/
W
Description
0
12 V Error
Read Only
A one indicates a High or Low limit has been exceeded.
1VCCP2 Error
Read Only
A one indicates a High or Low limit has been exceeded.
2
Reserved
Read Only
Undefined.
3
Reserved
Read Only
Undefined.
4
Chassis Error
Read Only
A one indicates Chassis Intrusion has gone high.
5
THERM Interrupt
Read Only
Indicates that
THERM pin has been pulled low by an external source.
6
D1 Fault
Read Only
Short or open-circuit sensor diode D1.
7
D2 Fault
Read Only
Short or open-circuit sensor diode D2.
NOTES
1. Any time the STATUS Register is read out, the conditions (i.e., Register) that are read are automatically reset. In the case of the channel priority indication, if two
or more channels were out of limits, then another indication would automatically be generated if it was not handled during the ISR.
2. In the Mask Register, the errant voltage interrupt may be disabled, until the operator has time to clear the errant condition or set the limit higher/lower.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com