поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCAL9535APW датащи(PDF) 13 Page - NXP Semiconductors

номер детали PCAL9535APW
подробное описание детали  Low-voltage 16-bit I2C-bus I/O port with interrupt and Agile I/O
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCAL9535APW датащи(HTML) 13 Page - NXP Semiconductors

Back Button PCAL9535APW Datasheet HTML 9Page - NXP Semiconductors PCAL9535APW Datasheet HTML 10Page - NXP Semiconductors PCAL9535APW Datasheet HTML 11Page - NXP Semiconductors PCAL9535APW Datasheet HTML 12Page - NXP Semiconductors PCAL9535APW Datasheet HTML 13Page - NXP Semiconductors PCAL9535APW Datasheet HTML 14Page - NXP Semiconductors PCAL9535APW Datasheet HTML 15Page - NXP Semiconductors PCAL9535APW Datasheet HTML 16Page - NXP Semiconductors PCAL9535APW Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 46 page
background image
PCAL9535A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 28 September 2012
13 of 46
NXP Semiconductors
PCAL9535A
Low-voltage 16-bit I2C-bus I/O port with interrupt and Agile I/O
6.3 I/O port
When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a
high-impedance input. The input voltage may be raised above VDD to a maximum of 5.5 V.
If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the
Output port register. In this case, there are low-impedance paths between the I/O pin and
either VDD or VSS. The external voltage applied to this I/O pin should not exceed the
recommended levels for proper operation.
6.4 Power-on reset
When power (from 0 V) is applied to VDD, an internal power-on reset holds the
PCAL9535A in a reset condition until VDD has reached VPOR. At that time, the reset
condition is released and the PCAL9535A registers and I2C-bus/SMBus state machine
initializes to their default states. After that, VDD must be lowered to below VPORF and back
up to the operating voltage for a power-reset cycle. See Section 8.3 “Power-on reset
requirements”.
At power-on reset, all registers return to default values.
Fig 6.
Simplified schematic of the I/Os (P0_0 to P0_7, P1_0 to P1_7)
INTERRUPT
MASK
VDD
P0_0 to P0_7
P1_0 to P1_7
output port
register data
configuration
register
DQ
CK
Q
data from
shift register
write
configuration
pulse
output port
register
DQ
CK
write pulse
polarity inversion
register
DQ
CK
data from
shift register
write polarity
pulse
input port
register
DQ
CK
read pulse
input port
register data
002aah428
FF
data from
shift register
FF
FF
FF
Q1
Q2
VSS
to INT
PULL-UP/PULL-DOWN
CONTROL
ESD
protection
diode
100 kΩ
VDD
ESD
protection
diode
input port
latch
DQ
EN
LATCH
read pulse
input latch
register
DQ
CK
FF
data from
shift register
write input
latch pulse



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com