поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SAM3X датащи(PDF) 30 Page - ATMEL Corporation

номер детали SAM3X
подробное описание детали  AT91SAM ARM-based Flash MCU
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

SAM3X датащи(HTML) 30 Page - ATMEL Corporation

Back Button SAM3X Datasheet HTML 26Page - ATMEL Corporation SAM3X Datasheet HTML 27Page - ATMEL Corporation SAM3X Datasheet HTML 28Page - ATMEL Corporation SAM3X Datasheet HTML 29Page - ATMEL Corporation SAM3X Datasheet HTML 30Page - ATMEL Corporation SAM3X Datasheet HTML 31Page - ATMEL Corporation SAM3X Datasheet HTML 32Page - ATMEL Corporation SAM3X Datasheet HTML 33Page - ATMEL Corporation SAM3X Datasheet HTML 34Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 71 page
background image
32
11057BS–ATARM–13-Jul-12
SAM3X/A
32
11057BS–ATARM–13-Jul-12
SAM3X/A
7.
Processor and Architecture
7.1
ARM Cortex-M3 Processor
• Version 2.0
• Thumb-2 (ISA) subset consisting of all base Thumb-2 instructions, 16-bit and 32-bit.
• Harvard processor architecture enabling simultaneous instruction fetch with data load/store.
• Three-stage pipeline.
• Single cycle 32-bit multiply.
• Hardware divide.
• Thumb and Debug states.
• Handler and Thread modes.
• Low latency ISR entry and exit.
7.2
APB/AHB Bridge
The SAM3X/A series product embeds two separate APB/AHB bridges:
• a low speed bridge
• a high speed bridge
This architecture enables a concurrent access on both bridges.
SPI, SSC and HSMCI peripherals are on the high-speed bridge connected to DMAC with the
internal FIFO for Channel buffering.
UART, ADC, TWI0-1, USART0-3, PWM, DAC and CAN peripherals are on the low-speed bridge
and have dedicated channels for the Peripheral DMA Channels (PDC). Please not that
USART0-1 can be used with the DMA as well.
The peripherals on the high speed bridge are clocked by MCK. On the low-speed bridge, CAN
controllers can be clocked at MCK divided by 2 or 4. Refer to the Power Management Controller
(PMC) section of the Full datasheet for further details.
7.3
Matrix Masters
The Bus Matrix of the SAM3X/A series product manages 5 (SAM3A) or 6 (SAM3X) masters,
which means that each master can perform an access, concurrently with others, to an available
slave.
Each master has its own decoder, which is defined specifically for each master. In order to sim-
plify the addressing, all masters have the same decodings.
Table 7-1.
List of Bus Matrix Masters
Master 0
Cortex-M3 Instruction/Data
Master 1
Cortex-M3 System
Master 2
Peripheral DMA Controller (PDC)
Master 3
USB OTG High Speed DMA
Master 4
DMA Controller
Master 5
Ethernet MAC (SAM3X)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com