| поискавой системы для электроныых деталей |
|
CXD3003 датащи(PDF) 119 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXD3003 датащи(HTML) 119 Page - Sony Corporation |
|
119 / 137 page ![]() – 119 – CXD3003R $3C (preset: $3C 00 80) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 COSS COTS CETZ CETF COT2 COT1 MOT2 0 BTS1 BTS0 MRC1 MRC0 0 0 0 0 COSS, COTS: These select the TZC signal used when generating the COUT signal. Preset = HPTZC. STZC is the TZC generated by sampling the TE signal at 700kHz. (when MCK = 128Fs) DTZC is the delayed phase STZC. (The delay amount can be selected by D14 of $36.) HPTZC is the fast phase TZC passed through a HPF with a cut-off frequency of 1kHz. See §5-13. CETZ: The input from the TE pin normally enters the TRK filter and is used to generate the TZC signal. However, the input from the CE pin can also be used. This function is for the center error servo. When CETZ = 0, the TZC signal is generated by using the TE input signal. When CETZ = 1, the TZC signal is generated by using the CE input signal. CETF: When CETF = 0, the signal input to the TE pin is input to the TRK servo filter. When CETF = 1, the signal input to the CE pin is input to the TRK servo filter. These commands output the TZC signal. COT2, COT1: This outputs the TZC signal from the COUT pin. COSS 1 0 0 — 0 1 STZC HPTZC DTZC COTS TZC ∗: preset, —: don't care ∗ BTS1 0 0 1 1 0 1 0 1 1 2 4 8 BTS0 Number of count-up steps per cycle MRC1 0 0 1 1 0 1 0 1 5.669 ∗ 11.338 22.675 45.351 MRC0 Setting time [µs] ∗: preset (when MCK = 128Fs) ∗ MOT2: The STZC signal is output from the MIRR pin by setting MOT2 to 1. These commands set the MIRR signal generation circuit. BTS1, BTS0: This sets the count-up speed for the bottom hold value of the MIRR generation circuit. The time per step is approximately 708 ns (when MCK = 128Fs). The preset value is BTS1 = 1, BTS0 = 0 like the CXD2586R. However, this is valid only when BTF of $3B is 0. MRC1, MRC0: This sets the minimum pulse width for masking the MIRR signal of the MIRR generation circuit. As noted in §5-9, the MIRR signal is generated by comparing the waveform obtained by subtracting the bottom hold value from the peak hold value with the MIRR comparator level. Strictly speaking, however, for MIRR to become high, these levels must be compared continuously for a certain time. This sets that time. The preset value is MRC1 = 0, MRC0 = 0 same time as the CXD2586R. COT2 1 0 0 — 1 0 STZC HPTZC COUT COT1 COUT pin output ∗: preset, —: don't care ∗ |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |