TNETX3100PGC datasheet(46/80 Pages) TI1

46 / 80 page

TNETX3100

ThunderSWITCH™ 10-PORT 10-/100-MBIT/S ETHERNET™ SWITCH

SPWS031D – JUNE 1997 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

LED functions in shift-register order

NAME

FUNCTION

Software LED 1. S1 is the first bit shifted out of the LEDDATA terminal and is controlled by the S1LED bit of the LED register.

The function of this indicator is determined by the system designer.

Software LED 2. S2 is controlled by the S2LED bit of the LED register. The function of this indicator is determined by the

system designer.

Software LED 3. S3 is controlled by the S3LED bit of the LED register. The function of this indicator is determined by the

system designer.

Software LED 4. S4 is controlled by the S4LED bit of the LED register. The function of this indicator is determined by the

system designer.

FLOW

Flow control. FLOW is on when the internal flow control is enabled and active.

PORT00

Port 00 status. PORT00 indicates the status of port 00.

PORT01

Port 01 status. PORT01 indicates the status of port 01.

PORT02

Port 02 status. PORT02 indicates the status of port 02.

PORT03

Port 03 status. PORT03 indicates the status of port 03.

PORT04

Port 04 status. PORT04 indicates the status of port 04.

PORT05

Port 05 status. PORT05 indicates the status of port 05.

PORT06

Port 06 status. PORT06 indicates the status of port 06.

PORT07

Port 07 status. PORT07 indicates the status of port 07.

PORT08

Port 08 status. PORT08 indicates the status of port 08.

PORT09

Port 09 status. PORT09 indicates the status of port 09.

FAULT

Fault. FAULT indicates that the CRC of the EEPROM was invalid; this is the last bit shifted out of the LEDDATA terminal.

lamp test

When TNETX3100 is in the reset state, LEDDATA line is driven low; this causes all LEDs to illuminate and serves

as a lamp-test function. In this mode, LEDCLK and LEDSTR run at a higher frequency to shorten the time it takes

to illuminate all of the LEDs.

JTAG interface

The TNETX3100 is fully JTAG compliant, with the exception of requiring external pullup resistors on the TDI,

TMS, and TRST terminals.

external pullup resistors

To implement internal pullup resistors, TNETX3100 requires 5-V-nontolerant input pads. The use of 5-V tolerant

pads is considered more important for mixed-voltage system boards than to integrate the required pullup

resistors and be in strict compliance with the JTAG specification.

supported JTAG instructions

Mandatory: EXTEST, BYPASS and SAMPLE / PRELOAD

Optional public: HIGHZ and IDCODE

The opcodes for the various instructions (6-bit instruction register) are listed in Table 8.

TNETX3100PGC датащи(PDF) 46 Page - Texas Instruments

TNETX3100PGC датащи(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL