поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320LC2401AVFS датащи(PDF) 64 Page - Texas Instruments

номер детали TMS320LC2401AVFS
подробное описание детали  DSP CONTROLLERS
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320LC2401AVFS датащи(HTML) 64 Page - Texas Instruments

Back Button TMS320LC2401AVFS Datasheet HTML 60Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 61Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 62Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 63Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 64Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 65Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 66Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 67Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 88 page
background image
TMS320LF2401A, TMS320LC2401A
DSP CONTROLLERS
SPRS161K − MARCH 2001 − REVISED JULY 2007
64
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
external reference crystal/clock with PLL circuit enabled
timing with the PLL circuit enabled
PARAMETER
MIN
MAX
UNIT
Resonator
4
13
fx
Input clock frequency†
Crystal
4
20
MHz
fx
Input clock frequency†
CLKIN
4
20
MHz
† Input frequency should be adjusted (CLK PS bits in SCSR1 register) such that CLKOUT = 40 MHz maximum, 4 MHz minimum.
switching characteristics over recommended operating conditions [H = 0.5 tc(CO)] (see Figure 26)
PARAMETER
PLL MODE
MIN
TYP
MAX
UNIT
tc(CO)
Cycle time, CLKOUT
X4 mode†
25
ns
tf(CO)
Fall time, CLKOUT
4
ns
tr(CO)
Rise time, CLKOUT
4
ns
tw(COL)
Pulse duration, CLKOUT low
LF2401A
X4 mode† @ 2 mA load
H−3
H
H+3
ns
tw(COH)
Pulse duration, CLKOUT high
LF2401A
X4 mode† @ 2 mA load
H−3
H
H+3
ns
tw(COL)
Pulse duration, CLKOUT low
LC2401A
X4 mode† @ 2 mA load
H−5
H
H+5
ns
tw(COH)
Pulse duration, CLKOUT high
LC2401A
X4 mode† @ 2 mA load
H−5
H
H+5
ns
† Input frequency should be adjusted (CLK PS bits in SCSR1 register) such that CLKOUT = 40 MHz maximum, 2 MHz minimum.
timing requirements (see Figure 26)
MIN
MAX
UNIT
tc(Cl)
Cycle time, XTAL1/CLKIN
250
ns
tf(Cl)
Fall time, XTAL1/CLKIN
5
ns
tr(Cl)
Rise time, XTAL1/CLKIN
5
ns
tw(CIL)
Pulse duration, XTAL1/CLKIN low as a percentage of tc(Cl)
40
60
%
tw(CIH)
Pulse duration, XTAL1/CLKIN high as a percentage of tc(Cl)
40
60
%
XTAL1/CLKIN
tc(CI)
tw(CIL)
tw(CIH)
tf(Cl)
tr(Cl)
tc(CO)
tw(COH)
tw(COL)
tr(CO)
tf(CO)
CLKOUT
Figure 26. CLKIN-to-CLKOUT Timing With PLL and External Clock in
×4 Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com