поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TLE7269G датащи(PDF) 23 Page - Infineon Technologies AG

номер детали TLE7269G
подробное описание детали  Twin LIN Transceiver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE7269G датащи(HTML) 23 Page - Infineon Technologies AG

Back Button TLE7269G Datasheet HTML 19Page - Infineon Technologies AG TLE7269G Datasheet HTML 20Page - Infineon Technologies AG TLE7269G Datasheet HTML 21Page - Infineon Technologies AG TLE7269G Datasheet HTML 22Page - Infineon Technologies AG TLE7269G Datasheet HTML 23Page - Infineon Technologies AG TLE7269G Datasheet HTML 24Page - Infineon Technologies AG TLE7269G Datasheet HTML 25Page - Infineon Technologies AG TLE7269G Datasheet HTML 26Page - Infineon Technologies AG TLE7269G Datasheet HTML 27Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 34 page
background image
Data Sheet
23
Rev. 1.2, 2007-11-13
TLE7269G
Electrical Characteristics
Wake Input: WK
6.1.33 High level input voltage
VWK,H
VS - 1 V –
VS +
3V
V
V
S = 13.5 V;
6.1.34 Low level input voltage
VWK,L
-0.3
VS - 4 V V
V
S = 13.5 V;
6.1.35 Pull-up current
IWK,PU
-60
-30
-3
µA
V
WK = 0V
6.1.36 High level leakage current
IWK,H,leak
-5
5
µA
VS = 0 V;
VWK = 40 V
6.1.37 Dominant time for wake-up
tWK
30
150
µs–
6.1.38 Input Capacitance
Ci WK
–15
pF
1)
Bus Receiver: BUS1, BUS2
6.1.39 Receiver threshold voltage,
recessive to dominant edge
Vth_dom
0.4
× V
S 0.48 ×
V
S
–V
6.1.40 Receiver dominant state
VBUSdom
VS -
40 V
–0.4
× V
S V
LIN Spec 2.1 (Par. 17) 2)
6.1.41 Receiver threshold voltage,
dominant to recessive edge
Vth_rec
–0.52
×
VS
0.6
× V
S V–
6.1.42 Receiver recessive state
VBUSrec
0.6
× V
S –1.15 x
Vs
V
LIN Spec 2.1 (Par. 18) 3)
6.1.43 Receiver center voltage
VBUS_CNT
0.475
×
VS
0.5
×
VS
0.525
×
VS
V
LIN Spec 2.1 (Par. 19) 4)
6.1.44 Receiver hysteresis
VHYS
0.02
×
VS
0.04
×
VS
0.175
×
VS
V
LIN Spec 2.1 (Par. 20) 5)
6.1.45 Wake-up threshold voltage
VBUS,wk
0.40
×
VS
0.5
×
VS
0.6
× V
S V–
6.1.46 Dominant time for bus wake-
up
tWK,bus
30
150
µs–
Bus Transmitter: BUS1, BUS2
6.1.47 Bus recessive output voltage VBUS,ro
0.8
× V
S
VS
V
VTxD = high Level
6.1.48 Bus dominant output voltage
maximum load
VBUS,do
1.2
0.2 x VS
2.0
V
V
V
VTxD = 0 V; RL = 500 Ω
6,0
≤ V
S ≤ 7,3 V;
7,3
< V
S ≤ 10 V;
10
< V
S ≤ 18 V;
(see Figure 14)
6.1.49 Bus short circuit current
IBUS_LIM
40
100
150
mA
VBUS = 13.5 V;
LIN Spec 2.1 (Par. 12);
6.1.50 Leakage current
IBUS_NO_GND -1000
-450
µA
VS = 0 V; VBUS = -12 V;
LIN Spec 2.1 (Par. 15)
6.1.51 Leakage current
IBUS_NO_BAT –2
8
µA
VS = 0 V; VBUS = 18 V;
LIN Spec 2.1 (Par. 16)
Table 7
Electrical Characteristics (cont’d)
7.0 V < VS < 27 V; RL = 500 Ω; Vio = 5V; -40 °C < Tj < 125 °C; all voltages with respect to ground; positive current
flowing into pin; unless otherwise specified.
Pos.
Parameter
Symbol
Limit Values
Unit Remarks
Min.
Typ.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com