| поискавой системы для электроныых деталей |
|
IXP45X датащи(PDF) 131 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
IXP45X датащи(HTML) 131 Page - Intel Corporation |
|
131 / 148 page ![]() Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 131 Datasheet—Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Table 69. Motorola* Simplex Mode Values Symbol Parameter Min. Max. Units Notes Tad2valcs Valid address to valid chip select 1 4 Cycles 1, 2, 7 Tdval2valds Write data valid prior to EXP_MOT_DS_N falling edge 1 4 Cycles 3, 7 Tdspulse Pulse width of the EXP_MOT_DS_N 1 16 Cycles 4, 7 Tdholdafterds Valid data after the rising edge of EXP_MOT_DS_N 1 4 Cycles 5, 7 Trdsetup Data valid required before the rising edge of EXP_MOT_DS_N 14.7 ns Trdhold Data hold required after the rising edge of EXP_MOT_DS_N 2 ns Trecov Time required between successive accesses on the expansion interface. 116 Cycles 6 Notes: 1. EX_ALE is not valid in simplex mode of operation. 2. Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device. 3. Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device. 4. Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears (read or write) to an external device. Data will be available during this time as well. 5. Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, address, and data (during a write) will be held. 6. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the expansion interface. 7. T is the period of the clock measured in ns. 8. Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in synchronous mode. 9. Timing was designed for a system load between 5pF and 60pF for high drive setting Figure 37. HPI*–8 Mode Write Accesses EX_ADDR[2:1] (hcntl) EX_ADDR[0] (hbil) EX_RDY_N (hrdy) Data EX_DATA (hdin) EX_CS_N (hcs_n) EX_WR_N (hds1_n) EX_RD_N (hr_w_n) Valid Data Valid EX_CLK T1 T3 T4 T3 T2 T4 T5 T1 T2 T5 Tadd_setup Tcs2hds1val Thds1_pulse Tdata_setup Tdata_hold Trecov |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |