поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SST25VF080B датащи(PDF) 4 Page - Silicon Storage Technology, Inc

номер детали SST25VF080B
подробное описание детали  8 Mbit SPI Serial Flash
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SST [Silicon Storage Technology, Inc]
домашняя страница  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST25VF080B датащи(HTML) 4 Page - Silicon Storage Technology, Inc

  SST25VF080B Datasheet HTML 1Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 2Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 3Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 4Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 5Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 6Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 7Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 8Page - Silicon Storage Technology, Inc SST25VF080B Datasheet HTML 9Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 32 page
background image
4
Data Sheet
8 Mbit SPI Serial Flash
SST25VF080B
©2010 Silicon Storage Technology, Inc.
S71296-04-000
01/10
MEMORY ORGANIZATION
The SST25VF080B SuperFlash memory array is orga-
nized in uniform 4 KByte erasable sectors with 32 KByte
overlay blocks and 64 KByte overlay erasable blocks.
DEVICE OPERATION
The SST25VF080B is accessed through the SPI (Serial
Peripheral Interface) bus compatible protocol. The SPI bus
consist of four control lines; Chip Enable (CE#) is used to
select the device, and data is accessed through the Serial
Data Input (SI), Serial Data Output (SO), and Serial Clock
(SCK).
The SST25VF080B supports both Mode 0 (0,0) and Mode
3 (1,1) of SPI bus operations. The difference between the
two modes, as shown in Figure 3, is the state of the SCK
signal when the bus master is in Stand-by mode and no
data is being transferred. The SCK signal is low for Mode 0
and SCK signal is high for Mode 3. For both modes, the
Serial Data In (SI) is sampled at the rising edge of the SCK
clock signal and the Serial Data Output (SO) is driven after
the falling edge of the SCK clock signal.
FIGURE 3: SPI Protocol
1296 SPIprot.0
MODE 3
SCK
SI
SO
CE#
MODE 3
DON'T CARE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MODE 0
MODE 0
HIGH IMPEDANCE
MSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com