TLK6002 datasheet(34/96 Pages) TI

34 / 96 page

TLK6002

SLLSE34 – MAY 2010

www.ti.com

that greater than 4.5 seconds of time can be programmed per attempted interval. Thus, the ARS state

machine will attempt to determine a particular serial rate for a programmable number of reference clock

periods where channel synchronization cannot be established before attempting the next (and different)

lower serial bit rate, in a repeating/looping fashion when the lowest enabled serial bit rate is attempted

unsuccessfully.

The ARS function overrides the following SERDES register settings (RATE_TX / RATE_RX / PLL_MULT).

MDIO writes to these registers do not impact the actual values controlling internal SERDES device

settings as long as ARS is enabled for that channel, and reads instead return the current settings (which

may or may not be valid) as controlled by the ARS state machine (and does so until ARS is disabled).

Table 2-7. ARS Looped Device Settings (Looping order highest

→ lowest enabled bit rate)

Reference Clock (MHz)

ARS Rate / Scale / Multiplier Settings Per Reference Clock

153.6

122.88

307.2

Standard

Serial Rate (Gbps)

Rate

Rate Scale

SERDES Multiplier Setting Loop

CPRI

0.6144

Eighth

OBSAI

0.768

Eighth

CPRI

1.2288

Quarter

OBSAI

1.536

Quarter

CPRI

2.4576

Half

CPRI/OBSAI

3.072

Half

CPRI

4.9152

Full

0.5

CPRI/OBSAI

6.144

Full

0.5

Description

Submit Documentation Feedback

Product Folder Link(s): TLK6002

TLK6002 датащи(PDF) 34 Page - Texas Instruments

TLK6002 датащи(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL