www.ti.com

95

90

85

80

75

70

65

60

ClockDutyCycle(%)

35

65

50

45

40

55

SNR(dBFS)

SFDR(dBc)

f =65MHz

f

=10MHz

S

IN

60

95

85

80

75

70

60

ClockDutyCycle(%)

20

80

50

40

30

60

SNR(dBFS)

SFDR(dBc)

f =65MHz

f

=10MHz

S

IN

90

70

65

60

50

40

30

20

10

0

CodeBin(LSB)

2049

2053

2051

2054

f =65MSPS

S

2050

2052

0%

0%

0.37%

0.28%

51.92%

47.43%

10

-

10

-

30

-

50

-

70

-

90

-

110

-

130

-

150

InputFrequency(MHz)

0

2

20

18

16

14

12

10

8

6

4

f =65MHz

f =10MHz( 7dBFS)

f =16.1MHz( 7dBFS)

IMD= 97dBFS

-

-

-

S

1

2

0.5

0.4

0.3

0.2

0.1

0

-

0.1

-

0.2

-

0.5

Code(LSB)

0

4096

3072

2048

2560

1536

3584

1024

512

-

0.4

-

0.3

f =50MSPS

f

=5MHz

S

IN

0.35

0.25

0.15

0.05

-

0.05

-

0.15

-

0.35

Code(LSB)

0

4096

3072

2048

2560

1536

3584

1024

512

-

0.25

f =50MSPS

f

=5MHz

S

IN

ADS5281

ADS5282

SBAS397H – DECEMBER 2006 – REVISED MARCH 2008

TYPICAL CHARACTERISTICS (continued)

clock duty cycle, input frequency = 10MHz, –1dBFS differential analog input, 0dB digital gain setting, 1.5V analog input

current setting = 3.5mA, unless otherwise noted.

DYNAMIC PERFORMANCE vs CLOCK DUTY CYCLE, DCC

DYNAMIC PERFORMANCE vs CLOCK DUTY CYCLE, DCC

DISABLED

ENABLED

Figure 22.

Figure 23.

HISTOGRAM OF OUTPUT CODE FOR ZERO INPUT

INTERMODULATION DISTORTION

Figure 24.

Figure 25.

INTEGRAL NONLINEARITY

DIFFERENTIAL NONLINEARITY

Figure 26.

Figure 27.

28

Submit Documentation Feedback

Copyright © 2006–2008, Texas Instruments Incorporated

Product Folder Link(s): ADS5281 ADS5282