| поискавой системы для электроныых деталей |
|
SC18IM700IPW датащи(PDF) 8 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC18IM700IPW датащи(HTML) 8 Page - NXP Semiconductors |
|
8 / 22 page ![]() SC18IM700_2 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 02 — 10 August 2007 8 of 22 NXP Semiconductors SC18IM700 Master I2C-bus controller with UART interface 8. I2C-bus serial interface The I2C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features: • Bidirectional data transfer between masters and slaves • Multi-master bus (no central master) • Arbitration between simultaneously transmitting masters without corruption of serial data on the bus • Serial clock synchronization allows devices with different bit rates to communicate via one serial bus • Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer. A typical I2C-bus configuration is shown in Figure 12. The SC18IM700 device provides a byte-oriented I2C-bus interface that supports data transfers up to 400 kHz. Fig 12. I2C-bus configuration RPU 002aab801 VDD SC18IM700 I2C-BUS DEVICE I2C-BUS DEVICE I2C-bus SDA SCL RPU |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |