SC18IM700IPW datasheet(5/22 Pages) NXP

5 / 22 page

SC18IM700_2

Product data sheet

Rev. 02 — 10 August 2007

5 of 22

NXP Semiconductors

SC18IM700

Master I2C-bus controller with UART interface

7.1.2 Read N byte from slave device

The host issues the read command by sending an S character followed by an I2C-bus

slave device address, and the total number of bytes to be read from the addressed

I2C-bus slave. The frame is then terminated with a P character. Once the host issues this

command, the SC18IM700 will access the I2C-bus slave device, get the correct number of

bytes from the addressed I2C-bus slave, and then return the data to the host.

Note that the second byte sent is the I2C-bus device slave address. The least signiﬁcant

bit (R) of this byte must be set to 1 to indicate this is an I2C-bus write command.

7.1.3 Write to 18IM internal register

The host issues the internal register write command by sending a W character followed by

the register and data pair. Each register to be written must be followed by the data byte.

The frame is then terminated with a P character.

Remark: Write and read from the internal 18IM register is processed immediately as soon

as the intended register is determined by 18IM.

Fig 3.

Write N bytes to slave device

002aac048

NUMBER

OF BYTES

S CHAR.

SLAVE ADR.

+ W

host sends

DATA 0

DATA N

P CHAR.

Fig 4.

Read N byte from slave device

002aac049

NUMBER

OF BYTES

S CHAR.

SLAVE ADR.

+ R

host sends

18IM responds

P CHAR.

DATA 0

DATA N

Fig 5.

Write to 18IM internal register

002aac050

W CHAR.

DATA 0

DATA N

P CHAR.

SC18IM700IPW датащи(PDF) 5 Page - NXP Semiconductors

SC18IM700IPW датащи(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

датащи скачать

ссылки URL