поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

10F222 датащи(PDF) 48 Page - Microchip Technology

номер детали 10F222
подробное описание детали  High-Performance Microcontrollers with 8-bit A/D
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

10F222 датащи(HTML) 48 Page - Microchip Technology

Back Button 10F222 Datasheet HTML 44Page - Microchip Technology 10F222 Datasheet HTML 45Page - Microchip Technology 10F222 Datasheet HTML 46Page - Microchip Technology 10F222 Datasheet HTML 47Page - Microchip Technology 10F222 Datasheet HTML 48Page - Microchip Technology 10F222 Datasheet HTML 49Page - Microchip Technology 10F222 Datasheet HTML 50Page - Microchip Technology 10F222 Datasheet HTML 51Page - Microchip Technology 10F222 Datasheet HTML 52Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 86 page
background image
PIC10F220/222
DS41270E-page 46
© 2007 Microchip Technology Inc.
BTFSS
Bit Test f, Skip if Set
Syntax:
[ label ] BTFSS f,b
Operands:
0
≤ f ≤ 31
0
≤ b < 7
Operation:
skip if (f<b>) = 1
Status Affected:
None
Description:
If bit ‘b’ in register ‘f’ is ‘1’, then the
next instruction is skipped.
If bit ‘b’ is ‘1’, then the next instruc-
tion fetched during the current
instruction execution, is discarded
and a NOP is executed instead,
making this a two-cycle instruction.
CALL
Subroutine Call
Syntax:
[ label ] CALL k
Operands:
0
≤ k ≤ 255
Operation:
(PC) + 1
→ Top of Stack;
k
→ PC<7:0>;
(Status<6:5>)
→ PC<10:9>;
0
→ PC<8>
Status Affected:
None
Description:
Subroutine call. First, return
address (PC + 1) is pushed onto
the stack. The eight-bit immediate
address is loaded into PC bits
<7:0>. The upper bits PC<10:9>
are loaded from STATUS<6:5>,
PC<8> is cleared. CALL is a two-
cycle instruction.
CLRF
Clear f
Syntax:
[ label ] CLRF
f
Operands:
0
≤ f ≤ 31
Operation:
00h
→ (f);
1
→ Z
Status Affected:
Z
Description:
The contents of register ‘f’ are
cleared and the Z bit is set.
CLRW
Clear W
Syntax:
[ label ] CLRW
Operands:
None
Operation:
00h
→ (W);
1
→ Z
Status Affected:
Z
Description:
The W register is cleared. Zero bit
(Z) is set.
CLRWDT
Clear Watchdog Timer
Syntax:
[ label ] CLRWDT k
Operands:
None
Operation:
00h
→ WDT;
0
→ WDT prescaler (if assigned);
1
→ TO;
1
→ PD
Status Affected:
TO, PD
Description:
The CLRWDT instruction resets the
WDT. It also resets the prescaler, if
the prescaler is assigned to the
WDT and not Timer0. Status bits
TO and PD are set.
COMF
Complement f
Syntax:
[ label ] COMF
f,d
Operands:
0
≤ f ≤ 31
d
∈ [0,1]
Operation:
(f)
→ (dest)
Status Affected:
Z
Description:
The contents of register ‘f’ are
complemented. If ‘d’ is ‘0’, the
result is stored in the W register. If
‘d’ is ‘1’, the result is stored back in
register ‘f’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com