поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ST7713 датащи(PDF) 24 Page - Sitronix Technology Co., Ltd.

номер детали ST7713
подробное описание детали  262K Color Single-Chip TFT Controller/Driver
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SITRONIX [Sitronix Technology Co., Ltd.]
домашняя страница  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7713 датащи(HTML) 24 Page - Sitronix Technology Co., Ltd.

Back Button ST7713 Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 21Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 22Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 23Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 24Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 25Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 26Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 27Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 28Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 159 page
background image
ST7713
Ver 1.6
2008-05
24
8.3 Serial interface characteristics (3-line serial)
Fig. 8.3.1 3-line serial interface timing
Signal
Symbol
Parameter
Min
Max
Unit
Description
TCSS
Chip select setup time
45
ns
TCSH
Chip select hold time
45
ns
TCSS
Chip select setup time
12
ns
TSCC
Chip select hold time
20
ns
CSX
TCHW
Chip select “H” pulse width
0
ns
TSCYCW
Serial clock cycle (Write)
66
ns
TSHW
SCL “H” pulse width (Write)
15
ns
TSLW
SCL “L” pulse width (Write)
15
ns
TSCYCR
Serial clock cycle (Read)
150
ns
TSHR
SCL “H” pulse width (Read)
60
ns
SCL
TSLR
SCL “L” pulse width (Read)
60
ns
TSDS
Data setup time
10
ns
TSDH
Data hold time
10
ns
TACC
Access time
10
40
ns
SDA
(DIN)
(DOUT)
TOH
Output disable time
40
ns
For maximum CL=30pF
For minimum CL=8pF
Table 8.3: 3-line Serial Interface Characteristics
Note 1: VDDI=1.6 to 3.3V, VDD=2.5 to 3.3V, AGND=DGND=0V, Ta=-30 to 70℃
Note 2: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are
specified as 30% and 70% of VDDI for Input signals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com