ATmega328P datasheet(137/448 Pages) ATMEL

137 / 448 page

137

8161D–AVR–10/09

ATmega48PA/88PA/168PA/328P

When the ICR1 is used as TOP value (see description of the WGM13:0 bits located in the

TCCR1A and the TCCR1B Register), the ICP1 is disconnected and consequently the Input Cap-

ture function is disabled.

• Bit 5 – Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be

written to zero when TCCR1B is written.

• Bit 4:3 – WGM13:2: Waveform Generation Mode

See TCCR1A Register description.

• Bit 2:0 – CS12:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter, see Figure

15-10 and Figure 15-11.

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the

counter even if the pin is configured as an output. This feature allows software control of the

counting.

15.11.3

TCCR1C – Timer/Counter1 Control Register C

• Bit 7 – FOC1A: Force Output Compare for Channel A

• Bit 6 – FOC1B: Force Output Compare for Channel B

The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode.

When writing a logical one to the FOC1A/FOC1B bit, an immediate compare match is forced on

the Waveform Generation unit. The OC1A/OC1B output is changed according to its COM1x1:0

bits setting. Note that the FOC1A/FOC1B bits are implemented as strobes. Therefore it is the

value present in the COM1x1:0 bits that determine the effect of the forced compare.

A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in Clear Timer

on Compare match (CTC) mode using OCR1A as TOP. The FOC1A/FOC1B bits are always

read as zero.

Table 15-5.

Clock Select Bit Description

CS12

CS11

CS10

Description

No clock source (Timer/Counter stopped).

clkI/O/1 (No prescaling)

clk

I/O/8 (From prescaler)

clkI/O/64 (From prescaler)

clkI/O/256 (From prescaler)

clk

I/O/1024 (From prescaler)

External clock source on T1 pin. Clock on falling edge.

External clock source on T1 pin. Clock on rising edge.

Bit

(0x82)

FOC1A

FOC1B

–

TCCR1C

Read/Write

R/W

Initial Value

ATmega328P датащи(PDF) 137 Page - ATMEL Corporation

ATmega328P датащи(HTML) 137 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL