поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7944BCPZ датащи(PDF) 23 Page - Analog Devices

номер детали AD7944BCPZ
подробное описание детали  14-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7944BCPZ датащи(HTML) 23 Page - Analog Devices

Back Button AD7944BCPZ Datasheet HTML 19Page - Analog Devices AD7944BCPZ Datasheet HTML 20Page - Analog Devices AD7944BCPZ Datasheet HTML 21Page - Analog Devices AD7944BCPZ Datasheet HTML 22Page - Analog Devices AD7944BCPZ Datasheet HTML 23Page - Analog Devices AD7944BCPZ Datasheet HTML 24Page - Analog Devices AD7944BCPZ Datasheet HTML 25Page - Analog Devices AD7944BCPZ Datasheet HTML 26Page - Analog Devices AD7944BCPZ Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 28 page
background image
AD7944
Rev. 0 | Page 23 of 28
CHAIN MODE WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7944 devices on
a 3-wire serial interface. It is available only in normal conversion
mode (TURBO is low). This feature is useful for reducing com-
ponent count and wiring connections, for example, in isolated
multiconverter applications or for systems with a limited inter-
facing capacity. Data readback is analogous to clocking a shift
register. A connection diagram example using two AD7944
devices is shown in Figure 34, and the corresponding timing is
given in Figure 35.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects chain mode,
and disables the busy indicator. In this mode, CNV is held high
during the conversion phase and the subsequent data readback.
When the conversion is complete, the MSB is output onto SDO,
and the AD7944 enters the acquisition phase and powers down.
The remaining data bits stored in the internal shift register are
clocked by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs its data MSB
first, and 14 × N clocks are required to read back the N ADCs.
The data is valid on both SCK edges. Although the rising edge
can be used to capture the data, a digital host using the SCK
falling edge allows a faster reading rate and, consequently, more
AD7944 devices in the chain, provided that the digital host has
an acceptable hold time. The maximum conversion rate may be
reduced due to the total readback time.
CONVERT
DATA IN
CLK
DIGITAL HOST
AD7944
SDI
SDO
CNV
A
SCK
AD7944
SDI
SDO
CNV
B
SCK
TURBO
TURBO
TURBO = 0
SCK
27
28
Figure 34. Chain Mode Without Busy Indicator Connection Diagram
SDOA = SDIB
DA13
DA12
DA11
12
3
26
tSSDISCK
tHSDISCK
tEN
CONVER
ACQUISITION
SION
tCO
CNV
NV
tCYC
tACQ
ACQUISITION
SDIA = 0
12
13
tSCK
tSCKL
tSCKH
15
16
14
DA1
DA0
SDOB
DB13
DB12
DB11
DA1
DB1DB0DA13
DA12
tHSDO
tDSDO
tQUIET
tHSCKCNV
DA0
Figure 35. Chain Mode Without Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com