AD7944BCPZ datasheet(22/28 Pages) AD

22 / 28 page

AD7944

Rev. 0 | Page 22 of 28

CS MODE, 4-WIRE WITH BUSY INDICATOR

This mode is usually used when a single AD7944 is connected

to an SPI-compatible digital host with an interrupt input and

when it is desired to keep CNV, which is used to sample the

analog input, independent of the signal used to select the data

reading. This independence is particularly important in applica-

tions where low jitter on CNV is desired. This mode is available

only in normal conversion mode (TURBO low). The connection

diagram is shown in Figure 32, and the corresponding timing is

given in Figure 33.

With SDI high, a rising edge on CNV initiates a conversion,

selects CS mode, and forces SDO to high impedance. In this

mode, CNV must be held high during the conversion phase and

the subsequent data readback. (If SDI and CNV are low, SDO is

driven low.) Prior to the minimum conversion time, SDI can be

used to select other SPI devices, such as analog multiplexers, but

SDI must be returned low before the minimum conversion time

elapses and then held low for the maximum possible conversion

time to guarantee the generation of the busy signal indicator.

When the conversion is complete, SDO goes from high imped-

ance to low impedance. With a pull-up on the SDO line, this

transition can be used as an interrupt signal to initiate the data

readback controlled by the digital host. The AD7944 then enters

the acquisition phase and powers down. The data bits are then

clocked out, MSB first, by subsequent SCK falling edges. The

data is valid on both SCK edges. Although the rising edge can

be used to capture the data, a digital host using the SCK falling

edge allows a faster reading rate, provided that it has an accept-

able hold time. After the optional 15th SCK falling edge or when

SDI goes high (whichever occurs first), SDO returns to high

impedance.

CONVERT

DATA IN

CLK

DIGITAL HOST

CS1

AD7944

SDI

SDO

CNV

SCK

IRQ

VIO

47k

Ω

TURBO

Figure 32. CS Mode, 4-Wire with Busy Indicator Connection Diagram

(I/O QUIET

TIME)

tQUIET

SDO

D13

D12

tDIS

SCK

131415

tSCK

tSCKL

tSCKH

tHSDO

tDSDO

tEN

CONVERSI

ACQUISITION

tCONV

tCYC

SDI

tACQ

ACQUISITION

CNV

tSSDICNV

tHSDICNV

URBO = 0

Figure 33. CS Mode, 4-Wire with Busy Indicator Serial Interface Timing

AD7944BCPZ датащи(PDF) 22 Page - Analog Devices

AD7944BCPZ датащи(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

датащи скачать

ссылки URL