поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TSB12C01APZ датащи(PDF) 54 Page - Texas Instruments

номер детали TSB12C01APZ
подробное описание детали  High-Speed Serial-Bus Link-Layer Controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TSB12C01APZ датащи(HTML) 54 Page - Texas Instruments

Back Button TSB12C01APZ Datasheet HTML 50Page - Texas Instruments TSB12C01APZ Datasheet HTML 51Page - Texas Instruments TSB12C01APZ Datasheet HTML 52Page - Texas Instruments TSB12C01APZ Datasheet HTML 53Page - Texas Instruments TSB12C01APZ Datasheet HTML 54Page - Texas Instruments TSB12C01APZ Datasheet HTML 55Page - Texas Instruments TSB12C01APZ Datasheet HTML 56Page - Texas Instruments TSB12C01APZ Datasheet HTML 57Page - Texas Instruments TSB12C01APZ Datasheet HTML 58Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 59 page
background image
7–6
7.6.3
Receive
When data is received by the phy interface from the serial bus, it transfers the data to the TSB12C01A for
further processing. The phy interface asserts receive on the CTL lines and is set to 1 on each D terminal.
The phy interface indicates the start of the packet by placing the speed code on the data bus (see the
following note). The phy interface then proceeds with the transmittal of the packet to the TSB12C01A on
the D lines while still keeping the receive status on the CTL terminals. Once the packet has been completely
transferred, the phy interface asserts idle on the CTL terminals that completes the receive operation.
NOTE:
The speed code sent is a phy-TSB12C01A protocol and not included in the packets
CRC calculation.
SPD = Speed code
D0 => Dn = Packet data
Table 7–10. Speed Code for Receive
D0
D7
DATA RATE
00xxxxxx†
100 Mb/s
0100xxxx†
200 Mb/s
01010000
400 Mb/s
111111111
Data-on indication
† The x means transmitted as 0 and ignored by
phy layer.
7.7
TSB12C01A to Phy Bus Timing
LREQ2
LREQ3
LREQ1
LREQ0
LREQn
LREQ
n–1
Figure 7–2. LREQ Timing
Phy
CTL0 – CTL1
01
00
00
00
01
01
01
Phy
D0 – D7
S(14,15)
00
00
00
S(0,1)
S(2,3)
S(4,5)
NOTE A: Each cell represents one SCLK sample time.
Figure 7–3. Status-Transfer Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com