HC210 datasheet(22/228 Pages) ALTERA

22 / 228 page

2–14

Altera Corporation

Preliminary

September 2008

HardCopy Series Handbook, Volume 1

Clock Networks

There are 16 clock pins (

CLK[15..0]) in HardCopy II devices that can

drive either the global- or regional-clock networks. The

CLK pins can

drive clock ports or data inputs.

HardCopy II devices provide 16 dedicated global-clock networks and

32 regional-clock networks; the same as in Stratix II FPGAs. These clocks

are organized to provide 24 unique clock sources per device quadrant

with low skew and delay. This clocking scheme provides up to 48 unique

clock domains within the entire HardCopy II device. Table 2–8 lists the

clock resources and features available in HardCopy II devices.

HardCopy II devices also support the same features as the Stratix II clock

control block, which is available for each global- and regional-clock

network. The control block has two functions:

■

Clock source selection (dynamic selection for global clocks):

You user can either dynamically select between two PLL outputs,

between two clock pins (

CLKp or CLKn), or a combination of the

clock pins or PLL outputs.

■

Clock power-down (dynamic clock enable or disable):

In HardCopy II devices, you can dynamically turn the clock off or on

in user-mode.

I/O Structure and

Features

The structure and features of the HardCopy II IOE remains the same as in

Stratix II. Any feature implemented in Stratix II IOEs can be migrated to

Hardcopy II IOEs.

Table 2–8. Clock Network Resources and Features Available in HardCopy II Devices

Resources and Features

Availability

Number of global clock networks

Number of regional clock networks

Global clock input sources

Clock input pins, PLL outputs, logic array

Regional clock input sources

Clock input pins, PLL outputs, logic array

Number of unique clock sources in a quadrant

24 (16 global clocks and 8 regional clocks)

Number of unique clock sources in the entire device

48 (16 global clocks and 32 regional clocks)

Power-down mode

Global- and regional-clock networks,

dual-regional-clock region

Clocking regions for high fan-out applications

Quadrant region, dual-regional, entire device via global-

or regional-clock networks

HC210 датащи(PDF) 22 Page - Altera Corporation

HC210 датащи(HTML) 22 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL