| поискавой системы для электроныых деталей |
|
7733 датащи(PDF) 229 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 датащи(HTML) 229 Page - Renesas Technology Corp |
|
229 / 940 page ![]() SERIAL I/O 7733 Group User’s Manual 8–26 DB7 D7 DB6 D6 DB5 D5 DB4 D4 DB3 D3 DB2 D2 DB1 D1 DB0 D1 DB7 D7 DB6 D6 DB5 D5 DB4 D4 DB3 D3 DB2 D2 DB1 D1 DB0 D0 DB7 D7 DB6 D6 DB5 D5 DB4 D4 DB3 D3 DB2 D2 DB1 D1 DB0 D0 DB7 D7 DB6 D6 DB5 D5 DB4 D4 DB3 D3 DB2 D2 DB1 D1 DB0 D0 Transfer format selection bit Transfer data format When data is written to UARTi transmission buffer register When data is read from UARTi receive buffer register 0 LSB (Least Significant Bit) first Data bus UARTi transmission buffer register Data bus UARTi receive buffer register 1 MSB (Most Significant Bit) first Data bus UARTi transmission buffer register Data bus UARTi receive buffer register 8.3.2 Transfer data format LSB-first or MSB-first can be selected (UART0, UART1). Table 8.3.5 lists the relationship between the transfer data format and the way to write/read to and from the UARTi transmission/receive buffer register. By setting the transfer format selection bit (bit 7 at addresses 3416, 3C16), transfer data format can be selected. When this bit is cleared to “0,” the set data is written to the UARTi transmission buffer register as the transmit data. Similarly, the data in the UARTi receive buffer register is read out as the receive data. (Refer to the upper row in Table 8.3.5.) When this bit is set to “1,” each bit’s position of the set data is reversed, and then this data is written to the UARTi transmission buffer register as the transmit data. Similarly, each bit’s position of data in the UARTi receive buffer register is reversed, and then this data is read out as the receive data. (Refer to the lower row in Table 8.3.5.) Note that only the way to write/read to and from the UARTi transmission/receive buffer register is affected by the transfer data format. The transmit/receive operation is unaffected. The transfer data format for UART2 is fixed to “LSB-first.” Table 8.3.5 Relationship between transfer data format and way to write/read to and from UARTi transmission/receive buffer register 8.3 Clock synchronous serial I/O mode |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |