поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

7733 датащи(PDF) 232 Page - Renesas Technology Corp

номер детали 7733
подробное описание детали  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 датащи(HTML) 232 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 228Page - Renesas Technology Corp 7733 Datasheet HTML 229Page - Renesas Technology Corp 7733 Datasheet HTML 230Page - Renesas Technology Corp 7733 Datasheet HTML 231Page - Renesas Technology Corp 7733 Datasheet HTML 232Page - Renesas Technology Corp 7733 Datasheet HTML 233Page - Renesas Technology Corp 7733 Datasheet HTML 234Page - Renesas Technology Corp 7733 Datasheet HTML 235Page - Renesas Technology Corp 7733 Datasheet HTML 236Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 232 / 940 page
background image
SERIAL I/O
7733 Group User’s Manual
8–29
UART0 transmission buffer register (address 32 16)
UART1 transmission buffer register (address 3A 16)
UART2 transmission buffer register (address 66 16)
b7
b0
Transmit data is set here.
Transmission is started.
UART0 baud rate register (BRG0) (address 31 16)
UART1 baud rate register (BRG1) (address 39 16)
UART2 baud rate register (BRG2) (address 65 16)
b7
b0
A value from 0016 to FF16 is set.
g Necessary only when internal clock is selected.
Port P8 register (address 12 16)
b7
b0
!
Set the output level of CLKS1 pin when not transferring
0: “L” (when clock polarity selection bit = “1”)
1: “H” (when clock polarity selection bit = “0”)
UART0 transmission interrupt control register (address 71 16)
UART1 transmission interrupt control register (address 73 16)
A-D/UART2 trans./rece. interrupt control register (address 70 16)
b7
b0
Interrupt priority level selection bits
When using interrupts, one of level 1 to 7 must be set.
When disabling interrupts, level 0 must be set.
Continued from
“Initial setting example for related registers when transmitting (1)”
on the preceding page
(If the CTS function is selected, transmission is started
when the CTSi pin’s input level is “L.”)
Port P8 direction register (address 14 16)
b7
b0
1
!
1
!
CLKS1 pin
CLKS0 pin
!
!
g1
g2
g1: Set this bit only when the number of the transfer clock
output pins is 3.
g1
! : It may be “0” or “1.”
g2: Set this bit only when the number of the transfer clock
output pins is 2 or 3.
0
1
UART0 transmit/receive control register 1 (address 35 16)
UART1 transmit/receive control register 1 (address 3D 16)
UART2 transmit/receive control register 1 (address 69 16)
b7
b0
Transmit enable bit
1: Transmission is enabled.
Fig. 8.3.4 Initial setting example for related registers when transmitting (2)
8.3 Clock synchronous serial I/O mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com