7733 datasheet(207/940 Pages) RENESAS

207 / 940 page

SERIAL I/O

7733 Group User’s Manual

8–4

Note: The bit converter, the polarity reversing circuit and RTSi output function are not assigned

for UART2.

n: Value set to the UARTi baud rate register

Divider [1/(n+1)]

UART2 (Address 6516)

Divider(1/16 )

CLKi

CTSi / RTSi

000 000 0 D8 D7 D6 D5 D4 D3 D2 D1 D0

Data bus (odd)

Transfer clock

Receive control

circuit

Transmission

control circuit

Transmission register

D8 D7 D6 D5 D4 D3 D2 D1 D0

UART0 (Addresses 3716, 3616)

Receive buffer register

UART1 (Addresses 3F16, 3E16)

Transmission buffer register

Divider(1/16 )

UART transmission

Divider (1/2 )

f16

f64

f512

Clock synchronous (When internal clock is selected)

UART receive

Clock synchronous

(Internal clock)

Clock synchronous

(External clock)

Internal

External

Baud rate register

UART0 (Address 3116)

Clock source selection

RxDi

TxDi

Bit converter

Receive register

Data bus (odd)

Bit converter

Polarity reversing circuit

Data bus (even)

UART2 (Addresses 6B16, 6A16)

(Note)

Data bus (even)

Transfer clock

UART0 (Addresses 3316, 3216)

UART1 (Addresses 3B16, 3A16)

UART2 (Addresses 6716, 6616)

UART1 (Address 3916)

8.2 Block description

Figure 8.2.1 shows the block diagram for serial I/O. Registers related to serial I/O are described below.

8.2 Block description

Fig. 8.2.1 Block diagram for serial I/O

7733 датащи(PDF) 207 Page - Renesas Technology Corp

7733 датащи(HTML) 207 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL