H8S2245 datasheet(117/818 Pages) RENESAS

117 / 818 page

Section 3 MCU Operating Modes

Rev.3.00 Mar. 26, 2007 Page 75 of 772

REJ09B0355-0300

3.3

Operating Mode Descriptions

3.3.1

Mode 1

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is disabled, and

8-bit bus mode is set, immediately after a reset.

Ports B and C function as an address bus, port D functions as a data bus, and part of port F carries

bus control signals. However, note that if 16-bit access is designated by the bus controller, the bus

mode switches to 16 bits and port E becomes a data bus.

3.3.2

Mode 2

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is enabled, and

8-bit bus mode is set immediately after a reset.

Ports B and C function as input ports immediately after a reset. They can each be set to output

addresses by setting the corresponding bits in the data direction register (DDR) to 1. Port D

functions as a data bus, and part of port F carries bus control signals. However, note that if 16-bit

access is designated by the bus controller, the bus mode switches to 16 bits and port E becomes a

data bus.

The amount of on-chip ROM that can be used on the H8S/2246, H8S/2245, H8S/2244, and

H8S/2243 is limited to 56 kbytes.

Note:

Mode 2 cannot be used in the H8S/2240.

3.3.3

Mode 3

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is enabled, but

external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

The amount of on-chip ROM that can be used on the H8S/2246, H8S/2245, H8S/2244, and

H8S/2243 is limited to 56 kbytes.

Note:

Mode 3 cannot be used in the H8S/2240.

H8S2245 датащи(PDF) 117 Page - Renesas Technology Corp