| поискавой системы для электроныых деталей |
|
M32C/8A датащи(PDF) 229 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/8A датащи(HTML) 229 Page - Renesas Technology Corp |
|
229 / 372 page ![]() M32C/8A Group 17. Serial Interfaces Rev.1.00 Jul 15, 2007 Page 212 of 352 REJ09B0385-0100 17.1.1.1 CLK Polarity As shown in figure 17.14, the CKPOL bit in the UiC0 register (i = 0 to 4) determines the polarity of the serial clock. Figure 17.14 Serial Clock Polarity CLKi (1) When the CKPOL bit in the UiC0 register (i = 0 to 4) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock ) D0 D1 D3 D4 D5 D6 D7 D2 D0 D1 D3 D4 D5 D6 D7 D2 D0 D1 D3 D4 D5 D6 D7 D2 D0 D1 D3 D4 D5 D6 D7 D2 (2) When the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock) TXDi RXDi The above applies under the following conditions: - UFORM bit in the UiC0 register is set to 0 (LSB first) - UiLCH bit in the UiC1 register is set to 0 (not inverted). NOTES: 1. The CLKi pin output level is "H" when no transmit and receive operation is in progress. 2. The CLKi pin output level is "L" when no transmit and receive operation is in progress. "H" "L" "H" "L" "H" "L" CLKi TXDi RXDi "H" "L" "H" "L" "H" "L" (note 1) (note 2) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |