поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M32C/8A датащи(PDF) 124 Page - Renesas Technology Corp

номер детали M32C/8A
подробное описание детали  RENESAS MCU M16C FAMILY / M32C/80 Series
PDF  372 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8A датащи(HTML) 124 Page - Renesas Technology Corp

Back Button M32C/8A Datasheet HTML 120Page - Renesas Technology Corp M32C/8A Datasheet HTML 121Page - Renesas Technology Corp M32C/8A Datasheet HTML 122Page - Renesas Technology Corp M32C/8A Datasheet HTML 123Page - Renesas Technology Corp M32C/8A Datasheet HTML 124Page - Renesas Technology Corp M32C/8A Datasheet HTML 125Page - Renesas Technology Corp M32C/8A Datasheet HTML 126Page - Renesas Technology Corp M32C/8A Datasheet HTML 127Page - Renesas Technology Corp M32C/8A Datasheet HTML 128Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 372 page
background image
M32C/8A Group
11. Interrupts
Rev.1.00
Jul 15, 2007
Page 107 of 352
REJ09B0385-0100
11.6.4
Interrupt Response Time
Figure 11.7 shows the interrupt response time. Interrupt response time is the period between an interrupt
request generation and the end of an interrupt sequence. Interrupt response time is divided into two phases: the
period between an interrupt request generation and the end of the ongoing instruction execution ((a) in Figure
11.7), and the period required to perform the interrupt sequence ((b) in Figure 11.7).
Figure 11.7
Interrupt Response Time
Time (a) varies depending on an instruction being executed. The DIV, DIVX, and DIVU instructions require
the longest time (a), which is at the maximum of 42 cycles.
Table 11.5 lists time (b).
Table 11.5
Interrupt Sequence Execution Time(1)
NOTE:
1. The values when interrupt vectors are allocated in even addresses in the external ROM, and when the external
bus cycle is two CPU clock cycles. This does not apply to the high-speed interrupt.
Interrupts
Execution Time
(in terms of CPU clock)
Peripheral function
16 cycles
INT instruction
14 cycles
NMI
Watchdog timer
Undefined instruction
Address match
15 cycles
Overflow
16 cycles
BRK instruction (relocatable vector table)
19 cycles
BRK instruction (fixed vector table)
21 cycles
High-speed interrupt
5 cycles
Instruction
Interrupt sequence
Instruction in interrupt routine
Time
Interrupt response time
(a)
(b)
Interrupt request is
acknowledged
Interrupt request is
generated
(a) Period between an interrupt request generation and the end of instruction execution.
(b) Period required to perform an interrupt sequence.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com