поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M32C/8A датащи(PDF) 105 Page - Renesas Technology Corp

номер детали M32C/8A
подробное описание детали  RENESAS MCU M16C FAMILY / M32C/80 Series
PDF  372 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8A датащи(HTML) 105 Page - Renesas Technology Corp

Back Button M32C/8A Datasheet HTML 101Page - Renesas Technology Corp M32C/8A Datasheet HTML 102Page - Renesas Technology Corp M32C/8A Datasheet HTML 103Page - Renesas Technology Corp M32C/8A Datasheet HTML 104Page - Renesas Technology Corp M32C/8A Datasheet HTML 105Page - Renesas Technology Corp M32C/8A Datasheet HTML 106Page - Renesas Technology Corp M32C/8A Datasheet HTML 107Page - Renesas Technology Corp M32C/8A Datasheet HTML 108Page - Renesas Technology Corp M32C/8A Datasheet HTML 109Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 372 page
background image
M32C/8A Group
9. Clock Generation Circuits
Rev.1.00
Jul 15, 2007
Page 88 of 352
REJ09B0385-0100
Figure 9.14
Procedure to Enter Wait Mode
Set an interrupt priority level of each interrupt
RLVL register: bits RLVL2 to RLVL0 = 7
Set the interrupt priority level (ILVL2 to ILVL0) of
the interrupt used to exit wait mode
I flag = 0
(1) Initial setting
Set the interrupt priority level of the interrupts,
which are not used to exit wait mode, to 0
FLG register: set IPL
Bits RLVL2 to RLVL0 = the same level as IPL
Select the operating mode from the following:
-main clock mode
-low-speed mode
-on-chip oscillator mode
-on-chip oscillator low-power consumption mode
I flag = 1
Execute the WAIT instruction
(2) Before entering wait mode
Wait mode
RLVL register: bits RLVL2 to RLVL0 = 7
(3) After exiting wait mode
> IPL* = (RLVL2 to RLVL0)*
Start
End
Initial setting for the wait/stop mode
exit interrupt priority level
Interrupt disabled
(ILVL2 to ILVL0)
Set the processor interrupt priority level (IPL)*
Set the exit interrupt priority level (RLVL2 to RLVL0)*
Interrupt enabled
Set the exit priority level as soon as exiting wait mode
(note) Insert at least 4 NOP's after WAIT instruction.
When the CM02 bit in the CM0 register is 1,
set bits MCD4 to MCD0 in the MCD register
for the CPU frequency to be 10 MHz or less.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com