SH7616 datasheet(13/935 Pages) RENESAS

13 / 935 page

Rev. 2.00 Mar 09, 2006 page xiii of xxvi

4.6.3

Instructions in Repeat Loops................................................................................ 140

4.7

Stack Status after Exception Handling.............................................................................. 141

4.8

Usage Notes ...................................................................................................................... 142

4.8.1

Value of Stack Pointer (SP) ................................................................................. 142

4.8.2

Value of Vector Base Register (VBR) ................................................................. 142

4.8.3

Address Errors Caused by Stacking of Address Error Exception Handling ........ 142

4.8.4

Manual Reset during Register Access.................................................................. 142

Section 5 Interrupt Controller (INTC)........................................................................... 143

5.1

Overview........................................................................................................................... 143

5.1.1

Features................................................................................................................ 143

5.1.2

Block Diagram ..................................................................................................... 143

5.1.3

Pin Configuration................................................................................................. 145

5.1.4

5.2

Interrupt Sources ............................................................................................................... 146

5.2.1

NMI Interrupt....................................................................................................... 147

5.2.2

User Break Interrupt............................................................................................. 147

5.2.3

H-UDI Interrupt ................................................................................................... 147

5.2.4

IRL Interrupts....................................................................................................... 147

5.2.5

IRQ Interrupts ...................................................................................................... 148

5.2.6

On-chip Peripheral Module Interrupts ................................................................. 152

5.2.7

Interrupt Exception Vectors and Priority Order ................................................... 152

5.3

Register Descriptions ........................................................................................................ 159

5.3.1

Interrupt Priority Level Setting Register A (IPRA) ............................................. 159

5.3.2

Interrupt Priority Level Setting Register B (IPRB).............................................. 160

5.3.3

Interrupt Priority Level Setting Register C (IPRC).............................................. 161

5.3.4

Interrupt Priority Level Setting Register D (IPRD) ............................................. 162

5.3.5

Interrupt Priority Level Setting Register E (IPRE) .............................................. 163

5.3.6

Vector Number Setting Register WDT (VCRWDT) ........................................... 164

5.3.7

Vector Number Setting Register A (VCRA)........................................................ 165

5.3.8

Vector Number Setting Register B (VCRB) ........................................................ 166

5.3.9

Vector Number Setting Register C (VCRC) ........................................................ 166

5.3.10 Vector Number Setting Register D (VCRD)........................................................ 167

5.3.11 Vector Number Setting Register E (VCRE) ........................................................ 168

5.3.12 Vector Number Setting Register F (VCRF)......................................................... 169

5.3.13 Vector Number Setting Register G (VCRG)........................................................ 170

5.3.14 Vector Number Setting Register H (VCRH)........................................................ 171

5.3.15 Vector Number Setting Register I (VCRI)........................................................... 172

5.3.16 Vector Number Setting Register J (VCRJ) .......................................................... 173

5.3.17 Vector Number Setting Register K (VCRK)........................................................ 174

SH7616 датащи(PDF) 13 Page - Renesas Technology Corp

SH7616 датащи(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL