| поискавой системы для электроныых деталей |
|
R8C2K датащи(PDF) 227 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C2K датащи(HTML) 227 Page - Renesas Technology Corp |
|
227 / 471 page ![]() R8C/2K Group, R8C/2L Group 16. Timers Rev.1.10 Dec 21, 2007 Page 210 of 450 REJ09B0406-0110 Figure 16.58 TRCCR1 Register in PWM2 Mode j = A, B, C, or D BFC, BFD: Bits in TRCMR register NOTE: 1. Do not set the TRCGRB and TRCGRC registers to the same value. Table 16.23 Functions of TRCGRj Register in PWM2 Mode Register Setting Register Function PWM2 Output Pin TRCGRA − General register. Set the PWM period. TRCIOB pin TRCGRB − General register. Set the PWM output change point. TRCGRC BFC = 0 General register. Set the PWM output change point (wait time after trigger). TRCGRD BFD = 0 (Not used in PWM2 mode) − TRCGRD BFD = 1 Buffer register. Set the next PWM output change point. (Refer to 16.3.3.2 Buffer Operation .) TRCIOB pin Timer RC Control Register 1 Symbol Address After Reset TRCCR1 0121h 00h Bit Symbol Bit Name Function RW NOTES: 1. 2. b3 b2 TOD b1 b0 TOA b7 b6 b5 b4 0 : Active level “H” (Initial output “L” “H” output by compare match in the TRCGRC register “L” output by compare match in the TRCGRB register 1 : Active level “L” (Initial output “H” “L” output by compare match in the TRCGRC register “H” output by compare match in the TRCGRB register RW RW TOB RW TRCIOA output level select bit(1) TRCIOB output level select bit(1, 2) TRCIOC output level select bit(1) Disabled in the PWM2 mode Disabled in the PWM2 mode TOC RW RW RW RW TRCIOD output level select bit(1) RW If the pin function is set for w aveform output (refer to Tables 7.12 and 7.13), the initial output level is output w hen the TRCCR1 register is set. TRC counter clear select bit TCK2 Set to these bits w hen the TSTART bit in the TRCMR register is set to 0 (count stops). CCLR Count source select bits(1) b6 b5 b4 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge 1 1 0 : fOCO40M 1 1 1 : Do not set. 0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register TCK0 TCK1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |