| поискавой системы для электроныых деталей |
|
M32C83T датащи(PDF) 67 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T датащи(HTML) 67 Page - Renesas Technology Corp |
|
67 / 527 page ![]() Page 44 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 5. Reset ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M RESET VCC 0.2VCC or below RESET VCC 0V 0V 5V 5V Recommended Operation Voltage The above applies to VCC = 5V Supply a clock with 20 or more cycles to the XIN pin 5. Reset Hardware reset, software reset, and watchdog timer reset are available to reset the microcomputer. 5.1 Hardware Reset 5.1.1 Reset on a Stable Supply Voltage The microcomputer resets pins, the CPU and SFR when the supply voltage meets the recommended ___________ performance conditions while an "L" signal is applied to the RESET pin (see Table 5.1). Apply an "H" ____________ signal to the RESET pin again after 20 or more clock cycles are input to the XIN pin while applying an "L" ____________ to the RESET pin. The CPU and SFR are reset and programs run from the address indicated by the reset vector. ____________ The internal RAM is not reset. When the RESET pin becomes "L" while writing data to the internal RAM, the internal RAM is in an indeterminate state. 5.1.2 Power-on Reset The microcomputer resets pins, the CPU and SFR when the supply voltage applied to the VCC pin meets ___________ the recommended performance conditions while an "L" signal is applied to the RESET pin. (See Table 5.1.) ____________ The CPU and SFR are reset when the signal applied to the RESET pin changes low ("L") to high ("H") after the main clock oscillation stabilizes and 20 or more clock cycles are applied to the XIN pin. Programs run from the address indicated by the reset vector. The internal RAM is in a indeterminate state Figure 5.1 shows a reset circuit. Figure 5.2 shows a reset sequence. Figure 5.3 shows CPU register condi- ____________ tions after reset. Table 5.1 lists pin states while the RESET pin is held "L". Refer to 4. SFR for SFR states after reset. Figure 5.1 Reset Circuit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |