4553 datasheet(21/145 Pages) RENESAS

21 / 145 page

Rev.3.02

Dec 22, 2006

page 21 of 142

REJ03B0024-0302

4553 Group

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual

address (interrupt address) according to each interrupt source. An

interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = “1”)

• Interrupt enable bit is enabled (“1”)

• Interrupt enable flag is enabled (INTE = “1”)

Table 3 shows interrupt sources. (Refer to each interrupt request

flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every inter-

rupt enable/disable. Interrupts are enabled when INTE flag is set to

“1” with the EI instruction and disabled when INTE flag is cleared to

“0” with the DI instruction. When any interrupt occurs, the INTE flag

is automatically cleared to “0,” so that other interrupts are disabled

until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2

to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and

skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the cor-

responding interrupt request flag is set to “1.” Each interrupt

request flag is cleared to “0” when either;

• an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is

satisfied even if the interrupt is disabled by the INTE flag or its in-

terrupt enable bit. Once set, the interrupt request flag retains set

until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is

released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt dis-

able state is released, the interrupt priority level is as follows

shown in Table 3.

Table 3 Interrupt sources

Activated condition

Level change of INT

Timer 1 underflow

Timer 2 underflow

Timer 3 underflow

Priority

level

Interrupt name

External 0 interrupt

Timer 1 interrupt

Timer 2 interrupt

Timer 3 interrupt

Request flag

EXF0

T1F

T2F

T3F

Interrupt name

External 0 interrupt

Timer 1 interrupt

Timer 2 interrupt

Timer 3 interrupt

Table 5 Interrupt enable bit function

Occurrence of interrupt

Enabled

Disabled

Skip instruction

Invalid

Valid

Interrupt enable bit

Interrupt

address

Address 0

in page 1

Address 4

in page 1

Address 6

in page 1

Address 8

in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip in-

struction

Skip instruction

SNZ0

SNZT1

SNZT2

SNZT3

Enable bit

V10

V12

V13

V20

4553 датащи(PDF) 21 Page - Renesas Technology Corp

4553 датащи(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL