| поискавой системы для электроныых деталей |
|
7480 датащи(PDF) 19 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7480 датащи(HTML) 19 Page - Renesas Technology Corp |
|
19 / 98 page ![]() MITSUBISHI MICROCOMPUTERS 7480/7481 GROUP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 18 PRELIMINAR Y Notice: This is not a final specification. Some parametric limits are subject to change. Table 4. Interrupt vector addresses and priority At reset At detection of either rising edge or falling edge of INT0 input At detection of either rising edge or falling edge of INT1 input At input “L” to port P0 in key-on wake-up mode At detection of either rising edge or falling edge of CNTR0 input At detection of either rising edge or falling edge of CNTR1 input At timer X underflow At timer Y underflow At timer 1 underflow At timer 2 underflow At completion of serial I/O data reception At completion of serial I/O transfer shift or when transmission buffer is empty At detection of bus collision At completion of A-D conversion At execution of BRK instruction Non-maskable External interrupt (active edge programmable) External interrupt (active edge programmable) Validity after execution of STP/WIT instruction External interrupt (active edge programmable) External interrupt (active edge programmable) Non-maskable software interrupt RESET (Note 2) INT0 INT1 Key-on wake-up CNTR0 CNTR1 Timer X Timer Y Timer 1 Timer 2 Serial I/O reception Serial I/O transmission Bus arbitration A-D conversion BRK instruction 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Interrupt source Prior- ity Vector address (Note 1) High-order Low-order Interrupt request generating conditions Remarks FFFF16 FFFD16 FFFB16 FFF916 FFF716 FFF516 FFF316 FFF116 FFEF16 FFED16 FFEB16 FFE916 FFE716 FFE516 FFFE16 FFFC16 FFFA16 FFF816 FFF616 FFF416 FFF216 FFF016 FFEE16 FFEC16 FFEA16 FFE816 FFE616 FFE416 Notes 1 : Vector addresses contain interrupt jump destination addresses. 2 : RESET is mentioned in the table because its operation is the same as an interrupt. Fig. 15 Interrupt control diagram Interrupt request bit Interrupt enable bit Interrupt disable flag BRK instruction Reset Interrupt request |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |