поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M306V2EEFS датащи(PDF) 168 Page - Renesas Technology Corp

номер детали M306V2EEFS
подробное описание детали  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M306V2EEFS датащи(HTML) 168 Page - Renesas Technology Corp

Back Button M306V2EEFS Datasheet HTML 164Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 165Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 166Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 167Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 168Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 169Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 170Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 171Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 172Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 271 page
background image
Rev.1.40
Oct 06, 2004 page 168 of 269
M306V2ME-XXXFP, M306V2EEFP
Figures 2.14.4 and 2.14.5 the data slicer control registers.
Figure 2.14.4 Data slicer control register 1
Figure 2.14.5 Data slicer control register 2
b7 b6 b5 b4 b3 b2 b1 b0
Data slicer control register 1
00
Reserved bits
00 0
Definition of fields 1 (F1) and 2 (F2)
Hsep
Vsep
F1:
Hsep
Vsep
F2:
R W
Bit name
Function
Must always be set to “0”
Symbol
Address
When reset
DSC1
026016
0016
Bit symbol
DSC10
DSC11
DSC12
Reference clock source
selection bit
Data slicer and timing signal
generating circuit control bit
0: F2
1: F1
Selection bit of data slice reference
voltage generating field
0: Stopped
1: Operating
0: Video signal
1: HSYNC signal
b7 b6 b5 b4 b3 b2 b1 b0
R
W
Data slicer control register 2
00
0: Data is not latched yet and a
clock-run-in is not determined.
1: Data is latched and a
clock-run-in is determined.
Caption data latch
completion flag 1
Reserved bit
Read-only
Test bit
0: F2
1: F1
Field determination flag
0: Method (1)
1: Method (2)
Vertical synchronous signal
(Vsep) generating method
selection bit
0: Match
1: Mismatch
V-pulse shape
determination flag
Function
Bit name
Definition of fields 1 (F1) and 2 (F2)
Hsep
Vsep
F1:
Hsep
Vsep
F2:
Bit symbol
DSC20
DSC23
DSC24
DSC25
Symbol
Address
When reset
DSC2
026116
?0?0??0?2
Must always be set to “0”
Reserved bit
Must always be set to “0”
Read-only
Test bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com