| поискавой системы для электроныых деталей |
|
M306V2EEFS датащи(PDF) 151 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M306V2EEFS датащи(HTML) 151 Page - Renesas Technology Corp |
|
151 / 271 page ![]() Rev.1.40 Oct 06, 2004 page 151 of 269 M306V2ME-XXXFP, M306V2EEFP Figure 2.12.2 A-D control register 0 Figure 2.12.3 A-D control register 1 A-D control register 0 (Note 1) Symbol Address When reset ADCON0 03D616 00000???2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit 0 0 0 : Do not set 0 0 1 : Do not set 0 1 0 : AN0 is selected 0 1 1 : AN1 is selected 1 0 0 : AN2 is selected 1 0 1 : AN3 is selected 1 1 0 : AN4 is selected 1 1 1 : AN5 is selected (Note 2) CH0 Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 0 0 : One-shot mode 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 (Note 2) Repeat sweep mode 1 MD0 MD1 Reserved bit Must always be set to “0” ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 0 0 : fAD/4 is selected 1 : fAD/2 is selected CKS0 W R b2 b1 b0 b4 b3 Notes 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. 2: When changing A-D operation mode, set analog input pin again. 0 A-D control register 1 (Note) Symbol Address When reset ADCON1 03D716 0016 Bit name Function Bit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bit SCAN0 SCAN1 MD2 Reserved bit Most always be set to “0” VCUT Vref connect bit A-D operation mode select bit 1 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : Vref not connected 1 : Vref connected W R When single sweep and repeat sweep mode 0 are selected 0 0 : Do not set 0 1 : AN0 and AN1 (2 pins) 1 0 : AN0 to AN3 (4 pins) 1 1 : AN0 to AN5 (6 pins) b1 b0 When repeat sweep mode 1 is selected 0 0 : Do not set 0 1 : Do not set 1 0 : AN0 (1 pin) 1 1 : AN0 and AN1 (2 pins) b1 b0 Most always be set to “0” Frequency select bit 1 0 : fAD/2 or fAD/4 is selected 1 : fAD is selected CKS1 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is Reserved bits 00 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |