ST72334J2TASLASHXXX datasheet(143/150 Pages) STMICROELECTRONICS

143 / 150 page

ST72334xx-Auto, ST72314xx-Auto, ST72124Jx-Auto

143/150

17 DEVICE CONFIGURATION AND ORDERING INFORMATION

17.1 INTRODUCTION

Each device is available for production in user pro-

grammable versions (Flash) as well as in factory

coded versions (ROM). EEPROM data memory

and Flash devices are shipped to customers with a

default content (FFh), while ROM factory coded

parts contain the code supplied by the customer.

This implies that Flash devices have to be config-

ured by the customer using the Option Bytes while

the ROM devices are factory-configured.

17.2 OPTION BYTES

The two option bytes allow the hardware configu-

ration of the microcontroller to be selected.

The option bytes have no address in the memory

map and can be accessed only in programming

mode (for example using a standard ST7 program-

ming tool). The default content of the Flash is fixed

to FFh.

In masked ROM devices, the option bytes are

fixed in hardware by the ROM code (see option

list).

17.2.1 User Option Byte 0

Bit 7:2 = Reserved, must always be 1.

Bit 1 = 64/44 Package Configuration.

This option bit allows to configured the device ac-

cording to the package.

0: 44-pin packages

1: 64-pin packages

Bit 0 = FMP Full memory protection.

This option bit enables or disables external access

to the internal program memory (readout protec-

tion). Clearing this bit causes the erasing (by over-

writing with the currently latched values) of the

whole memory (not including the option bytes).

0: Program memory not readout protected

1: Program memory readout protected

Note: The data EEPROM is not protected by this

bit in Flash devices. In ROM devices, a protection

can be selected in the Option List (see page 145).

17.2.2 User Option Byte 1

Bit 7 = CSS Clock Security System disable

This option bit enables or disables the CSS fea-

tures.

0: CSS enabled

1: CSS disabled

Bit 6:4 = OSC[2:0] Oscillator selection

These three option bits can be used to select the

main oscillator as shown in Table 25.

Bit 3:2 = LVD[1:0] Low voltage detection selection

These option bits enable the LVD block with a se-

lected threshold as shown in Table 26.

Bit 1 = WDG HALT Watchdog Reset on Halt mode

This option bit determines if a RESET is generated

when entering Halt mode while the Watchdog is

active.

0: No Reset generation when entering Halt mode

1: Reset generation when entering Halt mode

Bit 0 = WDG SW Hardware or software watchdog

This option bit selects the watchdog type.

0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

Table 25. Main Oscillator Configuration

Table 26. LVD Threshold Configuration

Selected Oscillator

OSC2 OSC1 OSC0

External Clock (Stand-by)

~4 MHz Internal RC

1~14 MHz External RC

Low Power Resonator (LP)

Medium Power Resonator (MP)

Medium Speed Resonator (MS)

High Speed Resonator (HS)

Configuration

LVD1 LVD0

LVD Off

Highest Voltage Threshold (

∼4.50V)

Medium Voltage Threshold (

∼4.05V)

Lowest Voltage Threshold (

∼3.45V)

USER OPTION BYTE 0

USER OPTION BYTE 1

Reserved

64/44 FMP

CSS

OSC

LVD1 LVD0

WDG

HALT

WDG

Default

Value

ST72334J2TA/XXX датащи(PDF) 143 Page - STMicroelectronics

ST72334J2TA/XXX датащи(HTML) 143 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL