ST72334J2TASLASHXXX datasheet(84/150 Pages) STMICROELECTRONICS

84 / 150 page

ST72334xx-Auto, ST72314xx-Auto, ST72124Jx-Auto

84/150

SERIAL PERIPHERAL INTERFACE (Cont’d)

STATUS REGISTER (SR)

Read Only

Reset Value: 0000 0000 (00h)

Bit 7 = SPIF Serial Peripheral data transfer flag.

This bit is set by hardware when a transfer has

been completed. An interrupt is generated if

SPIE=1 in the CR register. It is cleared by a soft-

ware sequence (an access to the SR register fol-

lowed by a read or write to the DR register).

0: Data transfer is in progress or has been ap-

proved by a clearing sequence.

1: Data transfer between the device and an exter-

nal device has been completed.

Note: While the SPIF bit is set, all writes to the DR

Bit 6 = WCOL Write Collision status.

This bit is set by hardware when a write to the DR

cleared by a software sequence (see Figure 45).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = Unused.

Bit 4 = MODF Mode Fault flag.

This bit is set by hardware when the SS pin is

pulled low in master mode (see Section 13.4.4.5

"Master Mode Fault" on page 80). An SPI interrupt

can be generated if SPIE=1 in the CR register.

This bit is cleared by a software sequence (An ac-

cess to the SR register while MODF=1 followed by

a write to the CR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bits 3:0 = Unused.

DATA I/O REGISTER (DR)

Read/Write

Reset Value: Undefined

The DR register is used to transmit and receive

data on the serial bus. In the master device only a

write to this register will initiate transmission/re-

ception of another byte.

Notes: During the last clock cycle the SPIF bit is

set, a copy of the received data byte in the shift

the serial peripheral data I/O register, the buffer is

actually being read.

Warning:

A write to the DR register places data directly into

the shift register for transmission.

A read to the DR register returns the value located

in the buffer and not the contents of the shift regis-

ter (See Figure 42).

SPIF

WCOL

MODF

ST72334J2TA/XXX датащи(PDF) 84 Page - STMicroelectronics

ST72334J2TA/XXX датащи(HTML) 84 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL