| поискавой системы для электроныых деталей |
|
ORSPI4 датащи(PDF) 200 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ORSPI4 датащи(HTML) 200 Page - Lattice Semiconductor |
|
200 / 263 page ![]() Lattice Semiconductor ORCA ORSPI4 Data Sheet 200 ORSPI4 SPI4 External I/O Description This section describes device I/O signals to/from the SPI4 interface. Table 80 and Table 81 lists the external signals that interface to the SPI4 block. Table 80. SPI4 External Transmit Path Interface Signals Table 81. SPI4 External Receive Path Interface Signals Pin Name (j = A or B) Direction O = FPSC Output I = FPSC Input Description TSCLKj I LVTTL transmit status clock input. TSTATj[1:0] I LVTTL transmit status input jTSCLKN I LVDS (negative) transmit status clock input jTSCLKP I LVDS (positive) transmit status clock input jTSTATN[1:0] I LVDS (negative) transmit status data input jTSTATP[1:0] I LVDS (positive) transmit status data input jTDATN[15:0] O LVDS (negative) transmit SPI4 data output jTDATP[15:0] O LVDS (positive) transmit SPI4 data output jTCTLN O LVDS (negative) transmit SPI4 control signal output jTCTLP O LVDS (positive) transmit SPI4 control signal output jTDCLKN O LVDS (negative) transmit SPI4 clock reference. (100 - > 450 MHz) jTDCLKP O LVDS (positive) transmit SPI4 clock reference. (100 - >450 MHz) jTREFCLK I SPI4 clock reference input. Pin Name (j = A or B) Direction O = FPSC Output I = FPSC Input Description RSCLKj O LVTTL receive status clock output. RSTATj[1:0] O LVTTL receive status output jRSCLKN O LVDS (negative) receive status clock output jRSCLKP] O LVDS (positive) receive status clock output jRSTATN[1:0] O LVDS (negative) receive status data output jRSTATP[1:0 O LVDS (positive) receive status data output jRDATN[15:0] I LVDS (negative) receive SPI4 data input jRDATP[15:0] I LVDS (positive) receive SPI4 data input jRCTLN I LVDS (negative) receive SPI4 control signal input jRCTLP I LVDS (positive) receive SPI4 control signal input jRDCLKN I LVDS (negative) receive SPI4 clock reference. (100 - >450 MHz) jRDCLKP I LVDS (positive) receive SPI4 clock reference. (100 - >450 MHz) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |