| поискавой системы для электроныых деталей |
|
ORSPI4 датащи(PDF) 203 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ORSPI4 датащи(HTML) 203 Page - Lattice Semiconductor |
|
203 / 263 page ![]() Lattice Semiconductor ORCA ORSPI4 Data Sheet 203 ORSPI4 Memory Controller External I/O Description This section describes device I/O signals to/from the Memory Controller. Table 84 lists the external signals that interface to the Memory Controller block. Table 84. Memory Controller External Interface Signals Pin Name QDRII SDRAM Pin Name Direction O = FPSC Output I = FPSC Input Description Interface to QDRII SDRAM PMIK, PMIKN K,K# O Clock for write data D, address SA, and enables W# and R# PMID(35:0) D(35:0) O Write data bus PMIA(17:0) SA(17:0) O Address bus PMIWN W# O Write enable (active-LO) PMIRN R# O Read enable (active-LO) PMIC, PMICN CQ,CQ# I Clock for read data Q PMIQ(35:0) Q(35:0) I Read data bus REFCLK Source Inputs MCREFCLK - I Dedicated Memory Controller reference clock (HSTL) ATREFCLK -I SPIA reference clock (LVTTL). Note that this signal also is fed to the SPIA block. BTREFCLK -I SPIB reference clock, (LVTTL). Note that this signal also is fed to the SPIB block. Other Signals EXT_1K -- Reference resistor. Connect to a 1.5 K Ω ± 1% precision resistor to ground. This current should handle a total of 700 μA. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |