поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ORSPI4 датащи(PDF) 191 Page - Lattice Semiconductor

номер детали ORSPI4
подробное описание детали  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LATTICE [Lattice Semiconductor]
домашняя страница  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 датащи(HTML) 191 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 187Page - Lattice Semiconductor ORSPI4 Datasheet HTML 188Page - Lattice Semiconductor ORSPI4 Datasheet HTML 189Page - Lattice Semiconductor ORSPI4 Datasheet HTML 190Page - Lattice Semiconductor ORSPI4 Datasheet HTML 191Page - Lattice Semiconductor ORSPI4 Datasheet HTML 192Page - Lattice Semiconductor ORSPI4 Datasheet HTML 193Page - Lattice Semiconductor ORSPI4 Datasheet HTML 194Page - Lattice Semiconductor ORSPI4 Datasheet HTML 195Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
191
Supported Data Rates
The Memory Controller on the ORSPI4 device can support the following data rates.
Table 74. Supported Data Rates (36-Bit QDR-II, 32 bit Considered Data)
1. Data Rate = (Max. write data rate + Max. read data rate) for 32 bits of data.
2. Characterized with 200 Mhz rated QDR-II SRAM devices with their DLL enabled. Duty cycle of PMIC and PMICN signals was close to 50%.
3. Assumes board trace lengths of 3 inches or less.
Memory Controller Input/Output Timing Specification
Figure 99. Memory Controller Output Timing Specifications
Table 75. Memory Controller Output Timing Specifications
Data Rate
-1
-2
-3
Clock Frequency (DDR)
Data Rate
1, 2
Clock Frequency (DDR) Data Rate
1, 2
Clock Frequency (DDR)
Data Rate
1, 2
156 MHz
19.97 Gbps
3
165 MHz
21.12 Gbps
3
175 MHz
22.40 Gbps
3
Symbol
Description
Min Value
Max Value
Units
tai
PMIK to previous address invalid
1.2
–
ns
tav
PMIK to address valid
2.0
–
ns
tdi
PMIK to previous data invalid
1.0
–
ns
tdv
PMIK to data valid
2.65
–
ns
DPMIK(N)
PMIK/PMINKN duty cycle
40%
60%
PMIK/PMIKN
Clock Cycle
PMIKN
PMIA
T
ai
PMID
T
av
T
di
T
dv
PMIK
D
PMIK(N)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com