ORSPI4 datasheet(123/263 Pages) LATTICE

123 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

123

RWBIT8_x indicates the presence of a Km.n control character in the receive data byte. Only RWBIT8_x and

RWD_x inputs are stored in the FIFO. During alignment process, RALIGN[3]_x is used to synchronize multiple

channels.

If a channel is not in any alignment group, it will set the FIFO-write-address to the beginning of the FIFO, and will

set the FIFO-read-address to the middle of the FIFO, at the ﬁrst assertion of RALIGN[3]_x after reset or after the

resync command.

The ORSPI4 has a total of four SERDES channels. The incoming data of these channels can be synchronized in

several ways or can be independent of one another. Two SERDES channels can be aligned together. Channel A

and B and/or channel C and D can form a pair as shown in Figure 62. Alternately, all four SERDES channels can

be aligned together to form a communication channel with a bandwidth of 10 Gbits/s as shown in Figure 63. Indi-

vidual channels within an alignment group can be disabled (i.e., powered down) without disrupting other channels.

Figure 62. Twin Channel Alignment

Figure 63. Alignment of SERDES Quad (4-Channels)

For every alignment group, there are both an OVFL and an OOS status register bit. The OVFL bit is set when align-

ment FIFO overﬂow occurs. The OOS bit is ﬂagged when the down counter in the synchronization algorithm has

reached a value of 0 and alignment characters from all channels within an alignment group have not been received.

XAUI Lane Alignment Function (Lane Deskew)

In XAUI mode, the receive section in each lane uses the /A/ code group to compensate for lane-to-lane skew. The

mechanism restores the timing relationship between the four lanes by lining up the /A/ characters into a column.

Figure 64 shows the alignment of four lanes based on /A/ character. A minimum spacing of 16 code-groups implies

that at least ± 80 bits of skew compensation capability should be provided, which the ORSPI4 signiﬁcantly

exceeds.

Channel A

Channel B

Channel C

Channel D

Channel A

Channel B

Channel C

Channel D

Twin alignment of channels A and B

Twin alignment of channels C and D

Channel B

Channel C

Channel D

Channel A

Channel B

Channel C

Channel D

Channel A

Quad alignment of channels A. B, C and D

ORSPI4 датащи(PDF) 123 Page - Lattice Semiconductor

ORSPI4 датащи(HTML) 123 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL