SBPH400-3 datasheet(34/43 Pages) STMICROELECTRONICS

34 / 43 page

34/43

SBPH400-3

Some pins on the SBPH400 have different functionality in various test modes. Table 3.2

identifies these pins for ease of reference, but the full description of the associate functions is

not included in this data sheet.

SCLK

Clock to Link device - 49.152 MHz

TPA1

I/O

Positive signal of cable pair A of port 1

TPA1#

I/O

Negative signal of cable pair A of port 1

TPB1

I/O

Positive signal of cable pair B of port 1

TPB1#

I/O

Negative signal of cable pair B of port 1

TPA2

I/O

Positive signal of cable pair A of port 2

TPA2#

I/O

Negative signal of cable pair A of port 2

TPB2

I/O

Positive signal of cable pair B of port 2

TPB2#

I/O

Negative signal of cable pair B of port 2

TPA3

I/O

Positive signal of cable pair A of port 3

TPA3#

I/O

Negative signal of cable pair A of port 3

TPB3

I/O

Positive signal of cable pair B of port 3

TPB3#

I/O

Negative signal of cable pair B of port 3

TPBIAS1

Cable Termination voltage source for port 1

TPBIAS2

Cable Termination voltage source for port 2

TPBIAS3

Cable Termination voltage source for port 3

Table 3.2

Pin description - test pins

Pin name

Pin number

I/O

Description

CLK98

98.304 MHz Oscillator input, used when PLLDIS is tied to VDD

PLLDIS

Internal PLL disable pin. Tie to VDD to disable internal PLL.

SCI[0:2]

76, 67, 65

Used to serially shift data into the SBPH400 for production test

SCO[0:2]

68, 66, 64

Used to serially shift data out of the SBPH400 for production test

TCK

Test clock. Used to clock data into and out of the SBPH400 during

operation of the Test Access Port or production test.

TDI

Test Data Input. Used to serially shift test data and test instructions

into the SBPH400 during TAP operations.

TDO

Test Data Output. Used to serially shift test data and test

instructions out of the SBPH400 during TAP operations.

TEST

ENABLE

Reserved for production test

TESTMODE

Reserved for production test

TMS

Test Mode Select. This signal controls the state of the TAP

controller within the SBPH400.

TRST#

Test Reset. Resets the TAP controller.

Table 3.1

Pin description - normal operation (continued)

Pin name

Pin number

I/O

Description

SBPH400-3 датащи(PDF) 34 Page - STMicroelectronics

SBPH400-3 датащи(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

датащи скачать

ссылки URL