поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8941 датащи(PDF) 64 Page - Wolfson Microelectronics plc

номер детали WM8941
подробное описание детали  Mono CODEC with Speaker Driver and Video Buffer
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8941 датащи(HTML) 64 Page - Wolfson Microelectronics plc

Back Button WM8941 Datasheet HTML 60Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 61Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 62Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 63Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 64Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 65Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 66Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 67Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 68Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 96 page
background image
WM8941
Pre Production
w
PP, Rev 3.3, December 2007
64
Figure 38 PLL and Clock Select Circuit
The PLL frequency ratio R = f2/f1 (see Table 48) can be set using the register bits PLLK and PLLN:
N = int R
K = int (224 (R - N))
N controls the ratio of the division, and K the fractional part.
The PLL output then passes through a fixed divide by 4, and can also be further divided by
MCLKDIV[3:0] (see figure 34). The divided clock (SYSCLK) can be used to clock the WM8940
DSP.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7
PLL_POWERDOWN
0
PLL POWER
0=ON
1=OFF
6
FRACEN
1
Fractional Divide within the PLL
0=Disabled (Lower Power)
1=Enabled
5:4
PLLPRESCALE
00
00 = MCLK input multiplied by 2
(default)
01 = MCLK input not divided
10 = Divide MCLK by 2 before input to
PLL
11 = Divide MCLK by 4 before input to
PLL
R36
PLL N value
3:0
PLLN
1000
Integer (N) part of PLL input/output
frequency ratio. Use values greater
than 5 and less than 13.
R37
PLL K value 1
5:0
PLLK [23:18]
0Ch
R38
PLL K Value 2
8:0
PLLK [17:9]
093h
R39
PLL K Value 3
8:0
PLLK [8:0]
0E9h
Fractional (K) part of PLL1
input/output frequency ratio (treat as
one 24-digit binary number).
Table 48 PLL Frequency Ratio Control
INTEGER N DIVISION
The integer division ratio (N) is determined by N[3:0] and must be in the range 5 to 12 .



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com