| поискавой системы для электроныых деталей |
|
WM8941 датащи(PDF) 63 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8941 датащи(HTML) 63 Page - Wolfson Microelectronics plc |
|
63 / 96 page ![]() Pre Production WM8941 w PP, Rev 3.3, December 2007 63 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R7 Additional control 3:1 SR 000 Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved Table 46 Sample Rate Control MASTER CLOCK AND PHASE LOCKED LOOP (PLL) The WM8941 has an on-chip phase-locked loop (PLL) circuit that can be used to: • Generate master clocks for the WM8940 audio functions from another external clock, e.g. in telecoms applications. • Generate an output clock, on GPIO, for another part of the system (derived from an existing audio master clock). Table 47 shows the PLL and internal clocking arrangement on the WM8941. The PLL is enabled or disabled by the PLLEN register bit. Note: In order to minimise current consumption, the PLL is disabled when the VMIDSEL[1:0] bits are set to 00b. VMIDSEL[1:0] must be set to a value other than 00b to enable the PLL. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1 Power Management 1 5 PLLEN 0 PLL enable 0=PLL off 1=PLL on Table 47 PLLEN Control Bit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |