поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8941 датащи(PDF) 62 Page - Wolfson Microelectronics plc

номер детали WM8941
подробное описание детали  Mono CODEC with Speaker Driver and Video Buffer
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8941 датащи(HTML) 62 Page - Wolfson Microelectronics plc

Back Button WM8941 Datasheet HTML 58Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 59Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 60Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 61Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 62Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 63Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 64Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 65Page - Wolfson Microelectronics plc WM8941 Datasheet HTML 66Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 96 page
background image
WM8941
Pre Production
w
PP, Rev 3.3, December 2007
62
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
8
CLKSEL
1
Controls the source of the clock for all
internal operation:
0=MCLK
1=PLL output
7:5
MCLKDIV
010
Sets the scaling for either the MCLK or
PLL clock output (under control of
CLKSEL)
000=divide by 1
001=divide by 1.5
010=divide by 2
011=divide by 3
100=divide by 4
101=divide by 6
110=divide by 8
111=divide by 12
4:2
BCLKDIV
000
Configures the BCLK and FRAME output
frequency, for use when the chip is
master over BCLK.
000=divide by 1 (BCLK=MCLK)
001=divide by 2 (BCLK=MCLK/2)
010=divide by 4
011=divide by 8
100=divide by 16
101=divide by 32
110=reserved
111=reserved
R6
Clock
generation
control
0
MS
0
Sets the chip to be master over FRAME
and BCLK
0=BCLK and FRAME clock are inputs
1=BCLK and FRAME clock are outputs
generated by the WM8941 (MASTER)
Table 45 Clock Control
LOOPBACK
Setting the ADC_LOOPBACK or DAC_LOOPBACK register bit enables digital loopback. When the
ADC_LOOPBACK bit is set the output data from the ADC audio interface is fed directly into the DAC
data input. When the DAC_LOOPBACK bit is set the output data from the DAC audio interface is fed
directly to the input of the ADC audio interface.
AUDIO SAMPLE RATES
The WM8941 sample rates for the ADC and the DAC are set using the SR register bits. The cut-offs
for the digital filters and the ALC attack/decay times stated are determined using these values and
assume a 256fs master clock rate.
If a sample rate that is not explicitly supported by the SR register settings is required then the
closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack,
decay and hold times will scale appropriately.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com