 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PCA9537DPZ датащи(PDF) 13 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9537DPZ датащи(HTML) 13 Page - NXP Semiconductors |
|
|
13 / 25 page  NXP Semiconductors PCA9537 4-bit I2C-bus and SMBus low power I/O port with interrupt and reset tSP tBUF tHD;STA P P S tLOW tr tHD;DAT tf tHIGH tSU;DAT tSU;STA Sr tHD;STA tSU;STO SDA SCL 002aaa986 0.7 × VDD 0.3 × VDD 0.7 × VDD 0.3 × VDD Figure 12. Definition of timing SCL SDA tHD;STA tSU;DAT tHD;DAT tf tBUF tSU;STA tLOW tHIGH tVD;ACK 002aab285 tSU;STO protocol START condition (S) bit 7 MSB (A7) bit 6 (A6) bit 1 (D1) bit 0 (D0) 1 / fSCL tr tVD;DAT acknowledge (A) STOP condition (P) 0.3 × VDD 0.7 × VDD 0.3 × VDD 0.7 × VDD Rise and fall times refer to VIL and VIH. Figure 13. I2C-bus timing diagram SDA SCL 002aad732 trst 50 % 30 % 50 % 50 % 50 % trec(rst) tw(rst) RESET IOn after reset, I/Os reconfigured as inputs START trst ACK or read cycle Figure 14. Definition of RESET timing PCA9537 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 7 — 8 September 2021 COMPANY PUBLIC 13 / 25 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
