SPC560D30L3 datasheet(53/82 Pages) STMICROELECTRONICS

53 / 82 page

DS6494 Rev 8

53/82

SPC560D30x, SPC560D40x

Electrical characteristics

4.14

FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to

generate a fast system clock from the main oscillator driver.

tFXOSCSU CC T

Fast external crystal

oscillator start-up time

fOSC = 4 MHz,

OSCILLATOR_MARGIN = 0

——

fOSC = 16 MHz,

OSCILLATOR_MARGIN = 1

——

1.8

VIH

SR P

Input high level CMOS

(Schmitt Trigger)

Oscillator bypass mode

0.65VDD

—VDD+0.4

VIL

SR P

Input low level CMOS

(Schmitt Trigger)

Oscillator bypass mode

0.4

—

0.35VDD

1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = 40 to 125 °C, unless otherwise specified.

2. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled

peripherals).

Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)

Symbol

Parameter

Conditions(1)

Value

Unit

Min

Typ

Max

Table 38. FMPLL electrical characteristics

Symbol

Parameter

Conditions(1)

Value

Unit

Min

Typ

Max

fPLLIN

SR — FMPLL reference clock(2)

—4

—

MHz

PLLIN SR —

FMPLL reference clock duty

cycle(2)

—40

—

fPLLOUT CC D FMPLL output clock frequency

—

MHz

fVCO(3) CC P

VCO frequency without

frequency modulation

—256

—

512

MHz

VCO frequency with

frequency modulation

—245

—

533

fCPU

SR — System clock frequency

—

MHz

fFREE

CC P Free-running frequency

—

150

MHz

tLOCK

CC P FMPLL lock time

Stable oscillator (fPLLIN = 16 MHz)

—

100

µs

tLTJIT CC — FMPLL long term jitter

fPLLIN = 16 MHz (resonator),

fPLLCLK at 48 MHz, 4000 cycles

—

IPLL

CC C FMPLL consumption

TA = 25 °C

—

1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = 40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional

mode. When bypass mode is used, oscillator input clock should verify fPLLIN and PLLIN.

3. Frequency modulation is considered ±4%.

SPC560D30L3 датащи(PDF) 53 Page - STMicroelectronics

SPC560D30L3 датащи(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

датащи скачать

ссылки URL