поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STA333W датащи(PDF) 27 Page - STMicroelectronics

номер детали STA333W
подробное описание детали  2 channel high-efficiency digital audio system Sound Terminal
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA333W датащи(HTML) 27 Page - STMicroelectronics

Back Button STA333W Datasheet HTML 23Page - STMicroelectronics STA333W Datasheet HTML 24Page - STMicroelectronics STA333W Datasheet HTML 25Page - STMicroelectronics STA333W Datasheet HTML 26Page - STMicroelectronics STA333W Datasheet HTML 27Page - STMicroelectronics STA333W Datasheet HTML 28Page - STMicroelectronics STA333W Datasheet HTML 29Page - STMicroelectronics STA333W Datasheet HTML 30Page - STMicroelectronics STA333W Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 50 page
background image
DocID13365 Rev 3
27/50
STA333W
Register description
50
Channel input mapping
Each channel received via I²S can be mapped to any internal processing channel via the
channel input mapping registers. This allows for flexibility in processing. The default settings
of these registers map each I²S input channel to its corresponding processing channel.
6.1.3
Configuration register C (addr 0x02)
DDX power output mode
DDX compensation pulse size register
Table 20. Channel input mapping
Bit
R/W
RST
Name
Description
6R/W
0C1IM
0: processing channel 1 receives left I²S input
1: processing channel 1 receives right I²S input
7R/W
0C2IM
0: processing channel 2 receives left I²S input
1: processing channel 2 receives right I²S input
D7
D6
D5
D4
D3
D2
D1
D0
OCRB
Reserved
CSZ3
CSZ2
CSZ1
CSZ0
OM1
OM0
1
001
011
1
Table 21. DDX power output mode
Bit
R/W
RST
Name
Description
0
R/W
1
OM0
The DDX power output mode selects the configuration
of the DDX output:
00: drop compensation
01: discrete output stage: tapered compensation
10: full-power mode
11: variable drop compensation (CSZx bits)
1R/W
1OM1
Table 22. DDX compensating pulse size
Bit
R/W
RST
Name
Description
2
R/W
1
CSZ0
When OM[1:0] = 11, this register determines the size of
the DDX compensating pulse from 0 to 15 clock periods:
0000: 0 ns (0 ticks) compensating pulse size
0001: 20 ns (1 tick) clock period compensating pulse
size
.....
1111: 300 ns (15 ticks) clock period compensating pulse
size
3R/W
0CSZ1
4R/W
1CSZ2
5R/W
0CSZ3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com