поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LM98640CVAL датащи(PDF) 20 Page - Texas Instruments

номер детали LM98640CVAL
подробное описание детали  LM98640QML-SP Radiation Hardness Assured (RHA), Dual Channel, 14-Bit, 40-MSPS Analog Front End With LVDS Output
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

LM98640CVAL датащи(HTML) 20 Page - Texas Instruments

Back Button LM98640CVAL Datasheet HTML 16Page - Texas Instruments LM98640CVAL Datasheet HTML 17Page - Texas Instruments LM98640CVAL Datasheet HTML 18Page - Texas Instruments LM98640CVAL Datasheet HTML 19Page - Texas Instruments LM98640CVAL Datasheet HTML 20Page - Texas Instruments LM98640CVAL Datasheet HTML 21Page - Texas Instruments LM98640CVAL Datasheet HTML 22Page - Texas Instruments LM98640CVAL Datasheet HTML 23Page - Texas Instruments LM98640CVAL Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 55 page
background image
Digital Control
and
Config
Registers
SCLK
SDI
SDO
TXFRM-
TXFRM+
TXOUT0-
TXOUT0+
TXOUT1-
TXOUT1+
TXOUT2-
TXOUT2+
TXOUT3-
TXCLK-
DLL
ATG
64
PGA
SERIALIZER
TXOUT3+
TXCLK+
PGA
INTERNAL
REFERENCE
14 Bit ADC
14
14
SEN
OS1+
OS1-
OS2+
OS2-
INCLK+
INCLK-
Input Bias/
Clamping
PGA1[7:0]
PGA2[7:0]
INTERNAL
REFERENCE
VBG
VCLP
14 Bit ADC
5
8
8
VCLP Control[4:0]
VCLP
Reference
DAC
9
COARSE
DAC
FINE
DAC
CDAC1[8:0]
FDAC1[8:0]
9
Input Bias/
Clamping
CDS
S/H
+
-
CDS
S/H
+
-
9
COARSE
DAC
FINE
DAC
CDAC2[8:0]
FDAC2[8:0]
9
20
LM98640QML-SP
SNAS461G – MAY 2010 – REVISED NOVEMBER 2018
www.ti.com
Product Folder Links: LM98640QML-SP
Submit Documentation Feedback
Copyright © 2010–2018, Texas Instruments Incorporated
7
Detailed Description
7.1 Overview
The LM98640QML-SP is a 14-bit, 5-MSPS to 40-MSPS, dual channel, complete Analog Front End (AFE) for
digital imaging applications. The system block diagram of the LM98640QML-SP, shown in Figure 29 highlights
the main features of the device. Each input has its own Input Bias and Clamping Network and Correlated Double
Sample (CDS) amplifier (which can also be configure to operate in Sample/Hold Mode). Two ±8-Bit Offset DACs
apply independent coarse and fine offset correction for each channel. A –3 to 18-dB Programmable Gain
Amplifier (PGA) applies independent gain correction for each channel. The signals are digitized using two
independent on chip high performance 14-bit, 40-MHz analog-to-digital converters. The data is finally output
using a unique Serial LVDS output format that is tolerant to upsets preventing data loss.
7.2 Functional Block Diagram
Figure 13. Chip Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com